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Heterostructure devices, combining different electronic properties of semiconductors, offer novel 
electronic functionalities, which are critically required in emerging applications in high performance 
and multi-functional electronics. Previously, heterostructure devices have attracted a great attention due 
to the enhancing performances, adding functionalities and broadening absorption range, through 
components modulation, resulting in many applications in high electron mobility transistors, non-
volatile memory, light emitting diodes, and broadband photodetectors. However, traditional 
semiconductor heterostructures present significant challenges due to the lattice constant mismatch with 
other substrates and generation of defects during the direct growth and deposition processes. To address 
these challenges, a transfer printing was introduced to heterogeneously integrate various nanomaterials 
onto arbitrary substrates, whereby the bonding at heterointerfaces with a large lattice mismatch is 
facilitated by van der Waals forces during the transfer printing processes. The transfer printing can 
provide a freedom of material choice, from zero to three dimensional materials, in the formation of 
heterostructures without the restriction from lattice mismatch, which enabled various heterostructure 
devices with unique physical properties.  
In this thesis, we demonstrate multi-functional optoelectronic heterostructure devices based on 
transfer printing of nanomaterials. First, in chapter 1, we briefly introduce the research trends in 
electronic devices and basic concept of transfer printing methods and multi-functional heterostructure 
devices. In chapter 2, we demonstrate a new type of heterostructure device based on black phosphorus 
and n-InGaAs nanomembrane semiconductors. The device offers gate-tunable rectification and 
switching behaviors. In addition, the proposed heterojunction diode can be programed by the 
modulation of forward current due to the capacitive gating effect. Furthermore, the device is 
photoresponsive in a spectral range spanning the ultraviolet to near infrared. In chapter 3, we describe 
the fine patterning technique of silver nanowires on various substrates using vacuum filtration and 
transfer printing process. This technique provides very simple and cost-effective fabrication for fine 
patterning of AgNWs electrode for optically transparent and mechanically flexible optoelectronic 
device applications. This patterning technique can be applied to other nanomaterials such as CNT and 
graphene and combination of nanomaterials to realize highly flexible and transparent optoelectronic 
devices. In chapter 4, the large-area MoS2 film and pattering process is demonstrated by shadow mask 
assisted transfer printing process. The liquid exfoliated MoS2 flakes can be easily patterned by vacuum 
filtration with polyimide shadow mask. Patterned film is transferred to arbitrary substrate by using 
transfer printing process for high performance and flexible electronic applications. Therefore, the 
heterostructure devices made by transfer printing are advantageous in scalability and avoids 
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Chapter 1. Introduction 
 
1.1 Research background 
In the past century, electronic devices have been continuously developed from huge and simple single 
devices to tiny and complicate integrated devices.1 In this progress, the processing capability and scaling 
down of devices were intensely focused for high performance and low fabrication cost. However, these 
trends were changed because the innovation of technology has been accelerated with the Fourth 
Industrial Revolution. Recently, electronic devices become human friendly with various functionalities 
such as transparency, wearability and accessibility for improving human convenience (Figure 1.1).2 
Furthermore, the development of Internet of Things (IoT) derives the enhanced human-machine 
interface which makes humans easily to manage the functionalities of devices.3 Following these trends, 
the next-generation electronic devices will much be related with human compatibility and multi-
functionalities such as wearable electronics, augmented reality and neuromorphic system.4 But, the 
multi-functional electronics with conventional semiconductor materials (e.g. Si, Ge) and device 
structures face a challenge due to the limitation of performance and functionality, resulting in demands 
for new materials and structures. 
To securing multi-functionalities in electronic devices, various nanomaterials, including quantum dot, 
metallic nanowires and two-dimensional (2D) materials, have been intensively researched. Especially, 
2D materials with mechanical stability, novel electrical properties, high mobility and atomic sharp 
surface were spotlighted as the next-generation materials.5 Also, the metallic nanowires were frequently 
used as a substitute of metal electrode because of good mechanical strength, conductivity, transparency 
and flexibility, which are proper for multi-functional device applications. These various nanomaterials 
were conjugated as the heterostructure devices which enable fabricating multi-functional electronic 
devices for applications in junction field-effect-transistors, memory devices and flexible 
photodetectors.6 As a result, it is essential that various nanomaterials are liberated from the choice of 
materials in fabricating heterostructures for next-generation electronic devices with exceptional 
functionalities (Figure 1.2).7 
However, the traditional fabrication process for the heterostructure devices was suffered from lattice 
mismatch during the direct growth and thermal deformation caused by high temperature during 
fabrication process, resulting in limitation in the choice of materials (Figure 1.3). To address these 
challenges, a transfer printing technique was introduced to heterogeneously integrate various 
nanomaterials onto arbitrary substrates by easy control of adhesion between stamp, material and 
substrate.8 The transfer printing enabled various heterostructure devices to be formed without 
limitations in material choice, which have been utilized in multi-functional and high-performance 
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applications (Figure 1.4).9 Furthermore, recently developed nanomaterials also efficiently exploit their 
unique properties by association with other materials and substrates through the transfer printing 
process.   
 
1.2 Multi-functional heterostructure devices 
With the rapid development of technology, the multi-function of electronic devices is becoming 
general trend. By achieving multi-functionality in a single device, the electronic devices can be 
improved in scalability and processing capability as well as broadened applications, such as advanced 
logic circuit, wearable electronics, flexible display and neuromorphic memory.10-12 However, the 
homogenous structures have several limitations in terms of functionality due to restricted electrical and 
mechanical properties of conventional semiconductor materials. Therefore, many researchers have 
investigated new emerging materials and effective device structures to develop functional devices. 
Especially, nanomaterials including 2D materials, quantum dots and nanowires have been utilized as 
combined active layers or stacked on polymeric substrates, called as heterostructure devices (Figure 
1.5).13 Recently, the heterostructure devices based on nanomaterials, which can simultaneously act as 
diode, transistor and photodetector14 or diode, memory and photovoltaic15 were reported with novel 
multi-functionalities. In this section, we will briefly describe various research fields, which used 
heterostructures with nanomaterials for employing complementary features of each materials 
 
1.2.1 Heterostructure for diode 
Diodes are essential building blocks for modern electronics and optoelectronics, which have the 
characteristic of passing current in one direction only.16 The diode commonly has been used as the 
platform to develop novel semiconductor devices, such as clipper circuit, laser emitting diode (LED), 
solar cell, laser diode (LD) and photo diode.17 Traditionally, it was fabricated by p-type and n-type 
doping on homogenous semiconductor materials, resulting in the formation of p-n junction. However, 
it is now possible to realize various heterostructures for p-n junctions with development of 
nanomaterials.13 Especially, the lack of dangling bonds on the surface of 2D materials enables the 
improvement of quality in heterointerface and device performance.18 By using diverse 2D materials 
with different band gaps and work functions, bandgap engineering of heterojunction is allowed for 
tunneling diode19 and negative differential resistance device.20 Moreover, the tunability in carrier 
densities and band alignments of nanomaterials offer novel designs of functional heterostructures.21 For 
example, heterojunction diode based on the integration of p-type single-walled carbon nanotubes 
(SWNTs) and MoS2 showed gate tunable rectifying behaviors because of electrostatic inversion of 
SWNT (Figure 1.6a).22 In addition, SnSe2/MoTe2 heterostructures can exhibit both Esaki diode and 
backward diode as the applied gate voltages, caused by large difference in electron affinities (Figure 
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1.6b).23 As a result, the heterostructure with nanomaterials can provide a platform for future multi-
functional applications in diode devices. Here, we also briefly explain about the knowledge of basic 
parameters for the evaluation of diode performances. 
Rectification ratio: Rectification ratio is a figure of merit for comparing the effectiveness of 
rectification. Generally, it is defined as the ratio of reverse (IR) and forward (IF) currents at the same 
source–drain bias magnitude. Therefore, it can be expressed by |IF/IR|. 
Ideality factor (η): The ideality factor of a diode is a measure of how closely the diode follows the 
ideal diode equation. It can be estimated by fitting the Shockley diode equation (𝐼 = 𝐼0 [exp(
𝑞𝑉
𝜂𝑘𝑇
) − 1]), 






), where I0 is the reverse bias saturation current, k is the Boltzmann 
constant, T is the absolute temperature, and q is the elementary charge. Here, the ideality factor has to 
be a value of 1 in an ideal state. If it is higher than 1, the diode is considered to be influenced by the 
trap states and the resistance of the heterojunction in the interface. 
 
1.2.2 Heterostructure for transistor 
Transistor is one of widely used semiconductor devices in modern industry, which can control the 
current flow between two other terminals by applying voltage or current to another terminal.24 It has 
been mainly used in digital circuit for switching or amplifying of electric signals. By integration with 
other devices such as diode, resistor, capacitor and inductor, transistor becomes a basic unit in integrated 
circuit (IC) which has calculating ability in computer. Therefore, the advance in transistor is 
significantly important for the development of information processing technology. Previously, the 
transistor was investigated for scaling down and low power consumption with efficient device structures, 
like bipolar junction transistor (BJT) and field-effect transistor (FET). Nowadays, the heterostructure 
with nanomaterials has been applied in transistors for its own purposes, such as scalability,25 efficient 
architecture26 and high performance (Figure 1.7). 27 In addition, nanomaterials in transistor induce novel 
device structures such as a hot electron transistor by using ultrashort channel less than the mean-free-
path of carriers.28 Furthermore, combination of nanomaterials with ferroelectric materials29 or organic 
semiconductors30 can lead to improved performance and flexibility, respectively. In summary, the 
adoption of nanomaterials in transistor devices can provide new opportunities for novel applications in 
future electronics. In the following parts, figures of merit for transistors are introduced for comparison 
of performances. 
Mobility(μ): Mobility indicates the speed of carrier movement in channel layer under the electric 






), where L, W, and Ci denote channel length, channel 
width, and specific capacitance between the channel and the gate per unit area. The specific capacitance 
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can be obtained using the parallel-plate capacitor equation 𝐶i = 𝜀0𝜀r/𝑑, where 𝜀0, 𝜀r, and d are the 
vacuum dielectric constant (8.85 × 10−12 F/m), dielectric constant of dielectric material, and thickness 
of dielectric material, respectively. 
On/off ratio: On/off ratio is the ratio of on-current (Ion) and off-current (Ioff), which is controlled by 
the applied gate voltage at the same drain–source voltage. In other words, it's the ratio of the current in 
accumulation mode over the current in depletion mode. Therefore, it is defined as Ion/ Ioff. 
Subthreshold swing (SS): Subthreshold swing is the change in gate voltage needed to increase the 
drain current by one order of magnitude, which is defined as SS = dVg/d(logIds), where Vg and Ids denote 
gate voltage and drain–source current, respectively. It is closely related with power-consumption of 
devices. 
 
1.2.3 Heterostructure for memory 
Memory has become the basis of information storage system, which is central importance for data 
processing and computing devices in modern industry.31 Memory devices have been continuously 
developed into various device structures such as static random access memory (SRAM), dynamic RAM 
(DRAM), magnetic RAM (MRAM), resistive RAM (RRAM) and ferroelectric RAM (FeRAM).32 
However, the innovation of memory devices are necessary to follow the demands for fast speed, scaling 
down, low power and fabrication cost with the Fourth Industrial Revolution. Therefore, many 
researchers have intensively studied to realize superior memory devices with nanomaterials in 
heterostructure. Recently, heterostructure memory devices which can be operated by both applied 
voltage and incident light from artificial trap site33 and photogate effect,34 was reported for low-power 
consumption. In addition, high performance memory devices with large memory window and stable 
retention were developed by using 2D materials35, 36 and nanoparticles37 as floating gate materials. 
Furthermore, tremendous efforts have been dedicated for synaptic memory devices, mimicking the 
energy-efficient neurons in the human brain.38 Especially, phase-engineered 2D heterostructure can 
offer considerable power-saving benefits by emulating synaptic functionality, such a short- and long-
term plasticity (Figure 1.8).39 Consequently, the heterostructure with nanomaterials improve the 
performance and extend application field of memory devices. The detail parameters which are important 
in memory device are briefly introduced in following part.  
Program/erase ratio: It is the ratio of the current at programed state (IP) and at erased state (IE), 
which is described as IP/IE. 
Retention time: Retention time refers to the ability of a memory to retain its data state over periods 




1.2.4 Heterostructure for photodetector 
Photodetectors are devices used for the detection of light, which can convert light signals to electrical 
signals.40 So far, the photodetector technologies have been developed for practical use in human life 
and covered broad applications such as digital camera, night vision, optical communication, biomedical 
imaging and flame detection.41 Conventional photodetectors based on silicon, germanium and indium 
gallium arsenide (InGaAs) have limitations in terms of spectral range, flexibility, transparency, 
resolution and compatibility with other devices. However, recently investigated nanomaterials can 
overcome these challenges benefitting from mechanical flexibility and excellent optoelectrical 
properties.42 Photodetector based on heterostructures of 2D materials offer high responsivity43 and 
broadband detection range.44 Moreover, the efficient detection in photodetector with 2D material is 
possible in combination with perovskite45 and quantum dot.46 In addition, by adjusting the substrate, 
stretchable photodetector was realized for potential applications in wearable electronics.47 Furthermore, 
vertical point heterostructure, in which 2D material is sandwiched by two cross-stacked nanowires, was 
demonstrated for nanoscale resolution imaging ability.48 As a result, the facile integration of various 
nanomaterials in photodetectors paves the way for high performance, broadband detection and wearable 
applications.49 Here, the key figure of merits in photodetectors are described for standard comparison.  
Photoresponsivity (Rph): Photoresponsivity is the ratio of generated photocurrent over the incident 
optical power, which can be expressed by 𝑅ph =
𝐽ph
𝑃light
, where Jph is photocurrent density, Plight is optical 
power of incident light. 







, where A is the effective area of detector, NEP is noise-equivalent power, q is the 
electron charge, and Jd is dark current density and Rph is photoresponsivity. 
Response time: It is the time required for changes of photocurrent from 10% to 90% or 90% to 10% 
of its peak value. 
On/Off ratio: On/off ratio is the ratio of photocurrent (Iph) and dark current (Id) at same anode voltage. 
So, it is defined as Iph/ Id. 
Spectral responsivity range: Spectral responsivity range is the range of optical wavelengths in which 
the photodetector has a significant responsivity. Generally, it is strongly related with the band gap of 
active semiconductor materials. 
 
1.3 Transfer printing 
According to the emergence of multi-functional electronics with nanomaterials, the assembly 
technology has been spotlighted for adoption of novel features in each material without critical damages. 
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Especially, much interest of human compatible devices, such as bio-integrated electronics,50 curvilinear 
electronics,51 human–machine interface52 and wearable electronics,53 require the conformal attachment 
of active layer to various polymeric substrates. However, the difference of thermal and mechanical 
properties, such as thermal tolerance and crystallinity between nanomaterials and polymeric substrates 
was pointed out as a critical limitation of directly manufacturing nanomaterial onto polymeric substrate. 
In recent years, a novel strategy, transfer printing, which transfers completely solid objects from a donor 
substrate to a receiver substrate was proposed for advance in the assembly technology.8 This method 
can separate the fabrication process from integration of substrate, avoiding incompatibility of polymeric 
substrate with the extreme processing conditions such as high temperature and chemical etching.54 
Therefore, transfer printing method enables various kinds of materials form bulk semiconductor to 
quantum dot to be liberated from restriction of substrate choice, resulting in further broadening its 
applicable scope. 
 
1.3.1 Strategies for transfer printing 
Basically, the transfer printing is enacted by the control of adhesion when the target material on donor 
substrate is attached to receiver substrate.55 In natural, this method is dominantly depending on the kinds 
of materials which are used as donor, receiver substrates and target materials because the adhesion is 
related with the surface energy of each material. However, in this case, the transfer printing method is 
hardly limited in the material choice. For efficient transfer printing, several strategies have been 
successfully developed using different techniques with planar or structure-modified elastomeric stamps, 
adhesive layers and polymeric thin film (Figure 1.9). In this section, we briefly discuss about these 
developed strategies for transfer printing. 
Transfer printing using planar elastomeric stamp: Generally, the simple transfer printing method 
utilizes planar elastomeric stamp, such as Ecoflex, polydimethylsiloxane (PDMS), and polyurethane. 
To transfer the target material from donor substrate to receiver substrate with mediated stamp, the 
adhesion between target material and stamp has to be higher than that between target material and donor 
substrate. On the other hand, the adhesion must be lower than that between target material and receiver 
substrate. If the above two conditions cannot be satisfied at the same time, the yield of transfer will be 
exceedingly low. To solve this difficulty, kinetically controlled transfer printing methods have been 
introduced.56 Due to the viscoelastic motion of the elastomeric stamp, the adhesion process during 
transfer printing process depends on the separation kinetics, the peeling speed of the stamp (Figure 
1.10). The separation of two different substances is resulted from the propagation of the failure of their 
interface. In the case of the elastomer–object interface, the failure of their interface propagates via the 
deformation of the elastomer. Owing to its viscoelastic movement, high peeling speed of the elastomer 
does not provide enough time to make a deformation of the viscoelastic elastomer. In this result, the 
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propagation of the failure of the elastomer‒object interface is interrupted, and eventually the printable 
object is attached to the elastomer. In slow peel off process, elastomer has enough time to deform, and 
the separation between those two substances consequently occurs as the interface failure propagates 
more easily. In conclusion, the printable object can be more easily grabbed off from donor substrate by 
quickly peeling back the stamp and the transfer of object onto receiver substrate from the stamp is 
achieved by slowly peeling back the stamp. 
Transfer printing with an aid of adhesive layer: Where donor and receiver substrate have similar 
surface energy or the receiver substrate has poor interface, the support of an adhesive layer can enable 
high yield of transfer printing.57, 58 Here, the uncured adhesive layers such as SU‒8, NOA, and 
poly(methyl methacrylate) (PMMA), are coated onto the receiver substrates. Then, the uncured can 
flow around and cover all revealed area of target material including even its edge when the target 
material is attached to the receiver substrate. Thus, more fine and large-area contact is possible, and 
after curing process the strong bonding force between those adhesive layers and the target material is 
generated (Figure 1.11). Because of artificially made strong adhesion, this method is not restricted by 
the kinds of target materials and receiver substrates. Therefore, this method is commonly used for 
transfer of nanowire type materials which has small contact area and very thin film as receiver substrate.  
Transfer printing using structure-modified elastomeric stamp: Structure-modified elastomeric 
stamp has been intensively studied for switchable adhesion in response to stimuli such as temperature 
and pressure. It is very promising method because the adhesion of stamp can be differently controlled 
when the target materials are detaching from the donor substrate or attaching to the receiver substrate 
without any damage or contamination of materials. One of used structure is microtip structure for 
change of contact area (Figure 1.12a).59 The adhesive strength based on van der Waals interaction 
between the stamp and the target material can be controlled as the contact area between them. Here, the 
contact area between microtip-structured stamp and target object is controlled by the amount of preload 
during approach of the stamp. In other studies, microcavity structure was demonstrated by mimicking 
octopus-suckers which can control cavity-pressure-induced adhesion through the muscle actuation 
(Figure 1.12b).60 The adhesion is switchable in response to the temperature because thermal responsive 
hydrogel is coated on microcavity structure of elastomeric stamp, inducing controllable cavity pressure 
by volume change in microcavity. Transfer printing by using structure-modified elastomeric stamp can 
efficiently transfer various materials from nano- to macroscale regardless damages or contaminations, 
providing potential use in commercial industry. 
Transfer printing mediated by polymer thin film: In transfer printing process, polymeric film such 
as PMMA, cellulose acetate butyrate, poly-L-lactide (PLLA), and poly(diallyldimethylammonium 
chloride) (PDDA) is occasionally used as a carrier during transfer printing process instead of 
elastomeric stamp.61, 62 These polymers can be simply coated by spin-coating, dip-coating, drop-casting 
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with thin layer and easily removed by rinsing with or immersing in solvents such as acetone, 
dichloromethane (DCM), and water. Therefore, this method can completely grab the target materials by 
coating of polymer and successfully transfer them to desired substrate by rinsing of polymer (Figure 
1.13). Through this transfer printing strategy, the clean transfers of zero-dimensional (0D) Au 
nanoparticles, one-dimensional (1D) Ag nanowires, 2D nanosheets such as graphene, molybdenum 
disulfide (MoS2), tungsten diselenide (WSe2), and even their composites were achieved successfully.63 
Accordingly, this method facilitates the fabrication of various nanomaterials and functional architecture, 
which can be used for multi-functional applications. 
 
1.4 Challenges of previous works 
As we mentioned earlier, multi-functional devices based on heterostructure of nanomaterials have 
been vigorously researched for future electronics. Although various types of heterostructure have been 
realized by using transfer printing technique, there are still challenges for further development of 
performance, functionality and fabrication process. At first, the kinds of semiconductor materials which 
was commonly used for multi-functional applications are limited. In formation of heterostructure, the 
choice of materials is mostly important because the properties of heterostructure are partly influenced 
by characteristics of used materials. Therefore, many factors such as environmental stability, electrical 
conductivity, processability, band gap and gate tunability, are considered when the materials are chosen 
for fabrication of heterostructure. In this regard, only restricted semiconductor materials, including 
graphene, hexagonal boron nitride (h-BN), transition-metal dichalcogenides (TMDCs), silicon and 
germanium, have been actively conjugated due to its well-known and good properties.64 To find novel 
functionalities and properties in heterostructure, it is necessary to expand the scope of applicable 
materials, like Xenes and compound semiconductors.65, 66  
Second, only use of transfer printing in the formation of heterostructure couldn’t fully solve 
processing problems. Through transfer printing technique, various nanomaterials have been adopted on 
polymeric substrates without lattice mismatch problem and thermal deformation. However, further 
processes are essential for completely fabricating devices. Especially, patterning process is surely 
necessary for integration and enhancing device performance in modern industry. During patterning 
process, the heterostructure again faces the extreme conditions such as high temperature and etching 
process. Even though entirely fabricated devices are transferred to polymeric substrate, the active 
materials must undergo harsh conditions. Therefore, additory methods have to support the transfer 
printing technique for freely manufacturing heterostructure devices with novel functionalities and 
characteristics.  
To address these issues, this thesis suggests multi-functional heterostructure devices with diverse 
nanomaterials and vacuum filtration-assisted transfer printing for future electronics (Figure 1.14). In 
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chapter 1, we briefly introduce the research background of heterostructure devices and transfer printing 
methods. In chapter 2, we demonstrate a multifunctional heterostructure device based on 2D black 
phosphorus and n-InGaAs nanomembrane semiconductors that exhibit gate tunable, photoresponsive, 
and programmable diode characteristics. This gate-tunable diode properties enable the device to offer 
both rectifying and switching behaviors with a maximum rectifying ratio of 2,500 and on/off ratio 
exceeding 105 for diode and transistor devices, respectively. The device also exhibits non-volatile 
memory properties including large hysteresis and stable retention of storage charges due to the native 
phosphorus oxide (POx). By combining the memory and gate tunable rectifying behaviors, the rectifying 
ratio of the device can be controlled and memorized from 0.06 to 400 by the application of gate pulse. 
Moreover, the device could generate three different electrical signals by combination with 
photoresponsivity of 0.704 A W-1 and gate tunable electrical property, which has a potential application 
in multiple logic operator. In chapter 3, we introduce a simple technique for high-resolution solution 
patterning of AgNW networks, based on simple filtration of AgNW solution on a patterned polyimide 
(PI) shadow mask. This solution process allows the smallest pattern size of AgNW electrodes down to 
a width of 3.5 μm. In addition, we have demonstrated the potential of these patterned AgNW electrodes 
for applications in flexible optoelectronic devices, such as photodetectors. Specifically, for flexible and 
semi-transparent UV photodetectors, AgNW electrodes are embedded in sputtered ZnO films to 
enhance the photocurrent by light scattering and trapping, resulting in a significantly enhanced 
photocurrent (up to 800%) compared to devices based on AgNW electrodes mounted on top of ZnO 
films. In addition, our photodetector could be operated well under extremely bent conditions (bending 
radius of approximately 770 µm) and provide excellent durability even after 500 bending cycles. In 
chapter 4, the large area MoS2 array is demonstrated by using ion-intercalated liquid exfoliation and 
water-assisted transfer printing method. Here, the MoS2 film can be easily patterned through PI shadow 
mask and vacuum filtration. After filtration, water-assisted transfer printing enables the patterned MoS2 
array to be transferred to desired substrates such as Si, PEN, PI film. The fabricated device exhibits 
mobility up to 2.8 cm2 V−1 s−1 and high photoresponsivity of 24 A W−1 owing to the efficient exfoliation. 
This simple method can derive heterostructure devices for high performance and flexible electronic 
applications, which are advantageous in scalability and avoids complicate fabrication process for multi-
functional device applications. Finally, this thesis is summarized and future perspective of multi-
functional heterostructure devices is described in chapter 5. 
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Figure 1.4. Transfer printing technique for multi-functional and high-performance applications. 
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Figure 1.6. Functional heterojunction diodes. (a) Gate tunable SWNT/MoS2 heterojunction diode. (b) 






Figure 1.7. Multi-functional transistors based on heterostructure of nanomaterials for (a) scaling down 
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Figure 1.12. Transfer printing with supports of structure-modified elastomeric stamp. (a) The adhesion 
of stamp controlled by microtip structure with change of contact area. (b) Bio-inspired smart adhesive 
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Heterostructure devices based on III-V compound semiconductors have attracted great attention 
because of the high mobility and low effective mass of the carriers, the direct band gap, and the 
tunability of the band gap by modulating components, which combine to enable many applications such 
as high-electron-mobility transistors (HEMTs),1, 2 quantum-well laser diodes,3, 4 light-emitting diodes 
(LEDs),5, 6 and photodetectors.7-9 However, traditional fabrication of III–V semiconductor 
heterostructures present significant technological challenges because of the lattice-constant mismatch 
with other substrates and the generation of defects during the processes of direct growth and wafer 
bonding.10-12 To address these challenges, an epitaxial layer transfer technique was introduced to 
heterogeneously integrate III-V semiconductor nanomembranes onto arbitrary substrates,13 whereby the 
bonding at heterointerfaces with a large lattice mismatch is facilitated by van der Waals forces during 
the transfer printing processes. This technique has enabled the fabrication of various III–V 
heterostructure devices on Si and flexible substrates, including complimentary metal-oxide-
semiconductor field-effect transistors (MOSFETs) based on InGaSb and InAs on Si substrates,14 
flexible MOSFETs with InAs on polyimide substrates,15 spin-FETs with InAs HEMT structures on Si 
substrates,16 and broadband photodetectors based on InGaAs and Si heterojunctions.17 However, III–V 
heterostructures still have limitation in securing multi-functionality in a unit device because of the lack 
of III-V materials with diverse electronic properties. Programmable multifunction in a single device is 
advantageous in scalability and avoids complicated fabrication process for multi-functional applications.  
As opposed to III–V semiconductors, the atomically sharp interface of two-dimensional (2D) layered 
materials can liberate the choice of materials for fabricating heterostructures without the restriction of 
lattice mismatch, which allows fabricating heterostructure devices with unique physical properties.18-22 
Various heterostructure combinations between 2D and other dimensionalities with new functionalities 
have recently been introduced, for example, gate-tunable p–n diodes,23-26 tunneling transistors,27 
photoresponsive memory devices,28, 29 and broadband photovoltaic devices.30 Among the possible 2D 
materials for heterostructure devices, black phosphorus (BP) has attracted significant interest because 
of its high mobility, tunablility and direct band gap (0.3–1.5 eV). More interestingly, the Fermi level of 
BP could be tuned by the gate voltage,31-33 which plays an important role for the gate-tunable multi-
functionalities and enhancement of performance in the heterostructure through the control of energy 
band offset.34 Thus, the heterostructure based on BP can expand the device functionalities and enhance 
the performances in multi-functional device applications, which can function as a diode and transistor,35 
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a photodiode and phototransistor,36 and a diode, transistor and logic system.34 Furthermore, the oxide 
layer (POx) that forms naturally on BP provides charge-trapping and -releasing sites as a function of the 
gate pulse, which allows the development of memory devices without additional structures, such as 
floating gates or ferroelectric layers.37, 38 Combining these unique electronic and physical features of 
BP with the III-V semiconductor may allow us to fabricate heterostructure devices with clean 
heterointerfaces, no lattice mismatch, and multiple electronic functionalities.19, 20, 39 
This study demonstrates programmable, gate-tunable, and photoresponsive heterojunction diodes 
based on heterostructures comprising few-layer BP and an n-InGaAs nanomembrane. The 
heterojunction diode with clean hetero-interface was fabricated by the epitaxial layer transfer printing 
of n-InGaAs nanomembrane on the mechanically exfoliated BP layer. These heterojunction diodes 
clearly exhibit gate-controlled rectification and switching with the maximum rectification ratio of 4600, 
mobility value of 84.6 cm2 V−1 s−1, and on/off ratio exceeding 105 for diode and transistor devices 
because of the electrostatic inversion of the BP. In addition, the device offers nonvolatile-memory 
properties through charge trapping in the native phosphorus oxide, enabling the fabrication of gate-
controllable and programmable diodes. By combining gate-tunable rectification with the nonvolatile-
memory property, the rectification ratio of the device can be controlled and memorized from 0.06 to 
400 by applying a gate pulse. Furthermore, the photoresponsive properties of heterostructure diodes 
(photoresponsivity value of 0.704 A/W) enable the generation of various electrical signals in response 
to specific stimuli, which can find applications in multiple logic operators. These multi-functional 
properties of the proposed heterostructure architecture offer potential applications in novel advanced 
logic circuits, controllable electric transformers and neuromorphic applications. 
 
2.2 Experimental details 
Growth of III–V compound semiconductor film: InAs/n-InGaAs/InAlAs stacked layers were grown 
on a InP (001) substrate using a molecular beam epitaxy (Riber Compact 21T, France). Here, a 200-
nm-thick In0.52Al0.48As layer was used as a buffer layer to lattice match to the InGaAs layer. The n-
In0.53Ga0.47As layer was doped with Si at a concentration of 1.5 × 1018 cm3 at 440 C. A 2-nm-thick InAs 
layer was grown on the InGaAs layer to prevent the surface oxidation of the n-InGaAs layer at 
atmospheric pressure.  
Fabrication of n-InGaAs–BP heterojunction diode: BP nanosheets were mechanically exfoliated 
from the bulk BP crystal (99.998%, smart elements) using a scotch tape. The exfoliated BP nanosheets 
were transferred onto the elastomeric PDMS (10:1) using a stamping method. Next, the exfoliated BP 
nanosheets were transfer-printed onto the SiO2 (100 nm)/p++-Si substrate. Before epitaxial transfer 
printing, the n-InGaAs layer on the growth substrate was patterned using a standard photolithography 
technique (MA-6, SUSS MicroTec, Germany) with AZ 5214E photoresist and etched by dilute citric 
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acid (citric acid monohydrate:H2O:H2O2 = 1:1:2) into micropattern arrays (10 × 200 μm2). After the 
removal of photoresist by acetone, the patterned n-InGaAs side of the III-V multi-stacked layer was 
attached onto the PDMS stamp. The InAlAs/InP layer was etched by dilute HCl solution (37% HCl; 
HCl:H2O = 2.3:1 volume ratio) with small amounts of sodium dodecyl sulfate to prevent bubble 
trapping during etching. Next, the remaining n-InGaAs layer on the PDMS stamp was transfer-printed 
at room temperature. Finally, Cr/Au (3/100 nm) electrode contacts were formed via e-beam lithography 
(nB3, NanoBeam Ltd., UK) and thermal evaporation. All samples were sequentially cleaned using 
deionized water, acetone, and 2-propanol to remove the residue and then stored in nitrogen after rapid 
thermal annealing (MILA-5000, ULVAC, US) at 200 C. 
Characterization: The images of n-InGaAs and BP heterojunction diodes were obtained by an optical 
microscopy (BX-53, Olympus, Japan). The thickness of n-InGaAs and BP layers was measured using 
the AFM (DI-3100, Vecco, US). The crystalline quality of transferred nanomembranes was verified via 
a confocal Raman microscopy (Alpha300R, WITec, Germany) with a 532 nm excitation laser (laser 
power: 1 mW) at an integration time of 1 s with 5 times accumulations. The contact the interface of 
heterostructure was investigated using a HR TEM (JEM-3000F, JEOL, Germany) at an acceleration 
bias of 80 kV. The difference in contact potential was analyzed using a multimode AFM (Multimode V, 
Veeco, US) system with Pt/Ir-coated silicon tips (tip radius 25 nm; force constant 3 N/m; resonance 
frequency 75 kHz). 
Electrical and optical measurements: The basic electrical properties of the heterojunction diode 
were investigated using a semiconductor characterization system (4200-SCS, Keithley, US) and a 
vacuum probe station (M6VC, MS Tech, Korea) at room temperature in a vacuum chamber of ~10−3 
Torr. The applied voltages with ac and PC waveforms were generated using a function generator 
(AFG3011C, Tektronix, US). The rectified output voltages were analyzed using an oscilloscope (DPO 
2022B, Tektronix, US). Various LEDs (Skycares, Korea) were used to measure the photocurrent of the 
device while being illuminated at different wavelengths. The intensity of the illumination at the various 
wavelengths was verified using a calibrated optical power meter (1916-R, Newport, US), incorporating 
a Si photodetector (818-UV, Newport, US) and a Ge photodetector (818-IR, Newport, US). 
 
2.3 Results and discussion 
Figure 2.1 illustrates the fabrication process for n-InGaAs–BP heterojunction diodes. First, a BP 
nanosheet was mechanically exfoliated from a synthetic bulk BP crystal using the scotch-tape method. 
Next, the exfoliated BP nanosheet was transferred onto a SiO2 (100 nm)/p++-Si substrate via 
polydimethylsiloxane (PDMS) stamping, which efficiently transfers the BP nanosheet without 
introducing significant contamination onto the transferred BP.40 To efficiently transfer a n-InGaAs 
nanomembrane and form a heterojunction with the BP nanosheet, we used an epitaxial transfer printing 
41 
 
technique.17, 41, 42 For the epitaxial transfer printing of a n-InGaAs nanomembrane, a single-crystalline 
n-InGaAs thin film (15 nm) was grown epitaxially on an InAlAs buffer layer on an InP (001) growth 
substrate. Next, the n-InGaAs film on the growth substrate was patterned using standard 
photolithography, etched by dilute citric acid into micropattern arrays (10 × 200 μm2), and transferred 
onto the BP nanosheet via PDMS stamping (Figure 2.1b). Finally, Cr/Au (3/100 nm) electrodes were 
formed using e-beam lithography and thermal evaporation, resulting in the n-InGaAs–BP 
heterojunction diode. Figure 2.2a shows a schematic and an optical-microscope image of the fabricated 
n-InGaAs–BP heterojunction diode. The thicknesses of BP and n-InGaAs nanomembrane are 32 and 15 
nm, respectively (Figure 2.2b). Figure 2.3 shows the surface morphology of n-InGaAs and BP by using 
an atomic force microscopy (AFM) analysis, indicating negligible change of the root-mean-square 
(RMS) roughness of n-InGaAs and BP during the transfer process. Figure 2.2c shows the Raman spectra 
of a few-layer BP nanosheet, n-InGaAs nanomembrane, and n-InGaAs–BP heterojunction. The Raman 
peaks at 361, 438, and 466 cm−1 are attributed to the A1g, B2g, and A2g vibrational modes of BP,43-45 
respectively, and the broad peak at 266 cm−1 is the longitudinal optical phonon peak of InGaAs.10 The 
Raman spectrum from the n-InGaAs–BP heterojunction contains typical Raman peaks of both the BP 
nanosheet and of the n-InGaAs nanomembrane, indicating that the mechanical exfoliation and epitaxial 
transfer printing processes successfully transferred the BP and InGaAs onto the Si wafer without 
introducing critical defects. The formation of n-InGaAs–BP heterojunction was confirmed by the 
energy dispersion X-ray spectroscopy (EDS) elemental mappings of phosphorus (P), indium (In), 
gallium (Ga), and arsenic (As) in the interface (Figures 2.4a and b). Furthermore, the cross-sectional 
high-resolution transmission electron microscopy (HRTEM) images of the interface between 
InGaAs/BP and BP/SiO2, as shown in Figures 2.4c and d, indicate a sharp and tight-bonding interface 
at the n-InGaAs–BP heterojunction. 
The heterojunction diode exhibits strong gate-tunable rectification. Figure 2.5a shows the drain-
source current (IDS) as a function of drain–source voltage (VDS) on a semi-logarithmic scale for gate 
voltages (VG) of −40, 0, and 40 V for a representative n-InGaAs–BP heterojunction diode. This figure 
clearly shows that the forward current (IF) depends strongly on the gate voltage. Figure 2.6 shows in 
more detail the IDS-VDS curves for several applied gate voltages. These results show that by applying 
gate voltages between 0 and 40 V, the forward current at VDS = 1 V can be modulated from 31 pA to 
8.43 μA with an on/off ratio exceeding 105. Conversely, the reverse current (IR) depends only weakly 
on the gate voltage and can be modulated only from 23 to 341 pA at VDS = −1 V. Thus, depending on 
the gate-voltage, the heterojunction diode has poor rectification at VG = 0 V but has good rectification 
at VG = 40 V. For gate voltages from 0 to −40 V, the reverse current at VDS = −1 V increases from 23 to 
251 pA and the forward current at VDS = 1 V decreases from 31 to 16 pA, resulting in a reverse 
rectification behavior at VG = −40 V. The rectification ratio (|IF/IR|) can be modulated from ~0.1 to 4600 
as the applied gate voltage increases from −40 to 40 V (Figure 2.5b). The ideality factor (η) is a figure 
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of merit for heterojunction diodes and can be estimated by fitting the Shockley diode equation 
𝐼 = 𝐼0 [exp(
𝑞𝑉
𝜂𝑘𝑇







),           (2) 
where I0 is the reverse bias saturation current, k is the Boltzmann constant, T is the absolute temperature, 
and q is the elementary charge. From the semi-logarithmic IDS–VDS curve in Figure 2.5a and Figure 2.6, 
the ideality factor for the n-InGaAs–BP heterojunction diode is estimated to be ~3.6 at VG = 0 V, which 
decreases to ~2.5 at VG = −40 V and to ~1.6 at VG = 40 V (Figure 2.7). This gate-tunability of ideality 
factors indicates that the resistance or barrier height of the heterojunction in the interface can be 
modulated by adjusting the applied gate voltage. Achieved values for the ideality factor in the n-
InGaAs–BP heterojunction diode are higher than that of an ideal diode (η = 1), which is attributed to 
mainly the trap state and the resistance of the heterojunction in the interface.32 The ideality factor of 
~1.6 at VG = 40 V for the n-InGaAs–BP heterojunction diode is comparable to the ideality factors of 
previously reported heterojunction diodes comprising WSe2–MoSe2 (η = ~1.5),46 BP–WS2 (η = ~1.7),47 
and BP–MoS2 (η = ~2.7).32 
The gate-tunable rectifying behavior of n-InGaAs–BP heterojunction diodes is caused by the 
electrostatic inversion of the BP (Figure 2.8c), where the Fermi level of BP is modulated by the gate 
voltage.31, 33, 38, 48 This modulation of the Fermi level is attributed to the weak Fermi-level pinning and 
screening effects of 2D materials.49, 50 On the other hand, the Fermi level of n-InGaAs is pinned near 
the conduction band and has negligible change with the gate voltage.51 This behavior is illustrated in 
the energy-band diagram shown in Figures 2.9 and 2.10. In this band diagram, the electron affinity and 
band gap of BP (InGaAs) are estimated to be 4.2 eV (4.5 eV) and 0.4 eV (0.75 eV), respectively, based 
on previously reported band properties.52, 53 A small barrier forms at the n-InGaAs–BP heterojunction 
because of the small difference in work function of the two materials, as can be seen by the band 
alignment between BP and n-InGaAs shown in Figure 2.9a. Changing the gate voltage from negative 
to positive gate induces an electrostatic inversion of the BP nanosheets from p-type to n-type, altering 
the band structure of the heterostructure device from p+−n to n−−n junctions and decreasing the barrier 
height (Figures 2.9b and c), resulting in an increase of the forward current. Thus, the n-InGaAs–BP 
heterojunction diode exhibits strong rectification under the positive gate voltage and its rectification 
depends strongly on the applied gate voltage. 
The gate tunability of n-InGaAs–BP heterojunction diodes enables both rectifying and switching 
behaviors when operated as diode and transistor modes, respectively. The mobility μ of the transistor 







),           (3) 
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where L, W, and Ci denote channel length, channel width, and specific capacitance between the channel 
and the back gate silicon per unit area.54 The specific capacitance can be obtained using the parallel-
plate capacitor equation 𝐶i = 𝜀0𝜀r/𝑑, where 𝜀0, 𝜀r, and d are the vacuum dielectric constant (8.85 × 
10−12 F/m), dielectric constant of silicon (3.9), and silicon thickness (100 nm), respectively. From the 
transfer characteristics shown in Figure 2.11a, the mobility of the n-InGaAs–BP heterojunction diode 
is determined to be ~84.6 cm2 V−1 s−1, which is significantly greater than that of other p–n heterojunction 
diodes, such as MoS2–WSe2 (~14 cm2 V−1 s−1),54 ReSe2–MoS2 (~4 cm2 V−1 s−1),55 and MoS2–rubrene 
(~8 cm2 V−1 s−1).56 The mobilities of individual BP and n-InGaAs FETs are calculated to be ~145.1 and 
~9.39 cm2 V−1 s−1, respectively, based on the transfer characteristics shown in Figures 2.8c and f. 
For the use of a diode in electrical switch or rectifier applications, dynamic properties of the diode 
are required. For further investigation of the dynamic gate-tunable rectifying behavior of n-InGaAs–BP 
heterojunction diodes, we used a function generator (FG) to apply various voltages with alternating 
current (ac) waveforms. Figure 2.12a shows a schematic of the n-InGaAs–BP heterojunction diode with 
a corresponding circuit diagram for investigation of the dynamic rectifying behavior. Figure 2.12b 
shows the dynamic rectification with different amplitudes (0.2, 0.5, 1 V) of sinusoidal input drain-
source voltage (VInput) under a positive gate voltage (VG = 40 V). The sinusoidal input drain-source 
voltage creates a clear sinusoidal waveform in the rectified current, whose amplitude increases with the 
amplitude of the input drain–source voltage. Figure 2.13a shows the dynamic rectification with the input 
voltage amplitude of 0.2 V and for different gate voltages VG = −40, 0, 40 V. Similar to the results shown 
in Figure 2.5, the forward current of the device (VDS = 0.2 V) under positive gate voltage (VG = 40 V) 
increases significantly compared with the reverse current (VDS = −0.2 V), resulting in a clear rectified 
output current. For negative gate voltage, the n-InGaAs–BP heterojunction diode also exhibits reverse 
rectification (Figure 2.13b). Figure 2.14 shows the rectifying behavior of the n-InGaAs–BP 
heterojunction diode with a 0.1 kHz ac voltage waveform for input drain–source voltage under a 
positive gate voltage (VG = 40 V). These results indicate that n-InGaAs–BP heterojunction diodes offer 
dynamic rectification that can be modulated by the gate voltage, which is useful for applications that 
require gate-tunable switching devices. 
To investigate the dynamic switching behavior of n-InGaAs–BP heterojunction diodes, we applied 
rectangular pulsating current (PC) voltage to the back gate electrode. Figure 2.12c shows a schematic 
of the n-InGaAs–BP heterojunction diode with corresponding circuit diagram for investigation of the 
switching behavior. Figure 2.12d shows the dynamic switching behavior for various amplitudes of the 
applied gate voltage (VG = 2, 5, and 10 V) under a bias voltage of VDS = +1. Figure 2.15a displays the 
dynamic switching behavior for different bias voltages (VDS = 0.2, 0.5, and 1 V) under the positive gate 
voltage (VG = 10 V). The device exhibits a clear switching behavior, which is enhanced by increasing 
the bias voltage and the applied gate voltage. This switching behavior results in a maximum on/off ratio 
exceeding 105 (Figure 2.11a). For comparison, the switching behavior of the device under a negative 
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bias voltage (VDS = −1 V) was also investigated with various gate voltages (VG = −2, −5, and −10 V); 
see Figure 2.15b. The on/off ratio is low, which differs markedly from the case with positive bias voltage 
(VDS = 1 V). These results are consistent with the results shown in Figure 2.5a, which exhibits strongly 
gate-dependent current under the forward bias (VDS > 0V) and weakly gate-dependent current under the 
reverse bias (VDS < 0V).  
Figure 2.16a shows a schematic of the n-InGaAs–BP heterojunction diode as a memory device. Here, 
the charge trapping in the native phosphorus oxide under the applied gate voltage induces memory 
properties. Figure 2.16b displays the transfer characteristics of the heterojunction diode with a large 
hysteresis, which is a basic requirement for the memory device application. The potential for use as the 
memory device was investigated by applying a retention test and studying the memory-switching 
behavior (see Figures 2.16c and d). The retention characteristics of the device were measured at a 
forward bias of 1 V under ±10 V gate-voltage pulses (VPulse) with 100-ms duration (Figure 2.16c). Here, 
the current level increases (programmed state) upon applying a −10 V gate-voltage pulse, whereas the 
current level decreases (erased state) upon applying a +10 V gate-voltage pulse. The two distinguishable 
current levels can be retained for over 1000 s. Figure 2.16d shows the periodic cycles of programmed 
and erased states of the device. This result demonstrates that the device operates well and has stable 
switching under the applied gate pulses. We attribute the memory properties in the heterojunction diode 
to the native phosphorus oxide (POx) on the surface of the BP nanosheets. Because of the POx, BP FETs 
exhibit memory properties with large hysteresis in the transfer characteristics and retention test (Figure 
2.17). Figure 2.18 explains the operating mechanism of the heterojunction diode to serve as a memory 
device. When a gate voltage is applied to the device, charges are populated in the BP channel because 
the Fermi level changes. These charges can be trapped in the native phosphorus oxide.37 The trapped 
charges in the oxide layer can induce the accumulation of opposite charges in the channel layer due to 
the capacitive gating effect,37, 38 which induces an electric field, similar to the applied gate voltage and 
results in the modulation of the Fermi level of the BP. 
To confirm the charge trapping in the oxide layer, we used a Kelvin probe force microscope (KPFM) 
to measure the contact potential difference (VCPD) (Figure 2.19). Here, the VCPD between the KPFM tip 
and the surface of the BP changes significantly (VCPD of 1.06 V) under the programmed and erased 
states. This large difference in VCPD indicates that opposite charges are trapped in the oxide layer in each 
state because VCPD is related to the electrostatic interaction between the KPFM tip and the charges on 
the surface.57, 58 Under reverse bias, however, the heterojunction diode shows a lower program/erase 
ratio than in forward bias because the modulation of Fermi level of the BP only weakly affects the 
current level under reverse bias (Figure 2.20). These results indicate that the proposed heterojunction 
diode has controllable memory properties that depend on the direction of the drain-source voltage in 
contrast with a typical memory device which shows the similar program/erase ratio at both forward and 




The rectification ratio depends on the duration of the voltage pulse applied to the gate. As shown in 
Figure 2.16e, in the programmed state, increasing the pulse time results in a significant increase in the 
forward current, which is due to the electrostatic inversion of the BP layer. Here, depending on the pulse 
duration, the rectification ratio increases from 0.06 to 400 for the pulse duration time from 0 to 10 s. In 
addition, we show in Figure 2.21 the rectification with gate-voltage pulses of various amplitudes. Here, 
the n-InGaAs–BP heterojunction diode exhibits clear rectification under the programmed state. 
Furthermore, the amplitude of rectified current increase as gate-voltage pulse decreases from 0 V to 
−70 V because the amount of trapping charges could be controlled by gate-voltage pulses. Note that the 
naturally grown POx enables the simple fabrication of a memory device without requiring additional 
floating gate and ferroelectric structures. Given these memory properties, the proposed device can be 
used as a programmable diode, which has potential applications in neuromorphic systems37, 38, 61 and in 
controllable electric transformers.62, 63 
The proposed heterojunction diode is also photoresponsive due to its p-n heterojunction structure. 
This photoresponsivity broadens the potential device applications to the realm of optical fiber 
communications,64 image sensors,65 and pulse oximeters.66 In addition, when the photosensitivity is 
combined with its tunable electrical properties (memory and gate), the heterojunction diode can provide 
a multi-functionality for artificial retinas67 and multiple-state logic devices.68 Figure 2.22a shows the 
IDS-VDS curves of the heterojunction diode in the dark state and under illumination (460 nm; 2.2 
mW/cm2). The generated photocurrent increases for not only reverse but also forward biases because 
the drift current at the forward bias can be blocked by the barrier at the interface between BP and n-
InGaAs, which reduces carrier recombination (Figure 2.23).69 Figure 2.24 shows the photoinduced 
current and responsivity as a function of gate voltage. Herein, the responsivity under reverse bias 
increases six fold as the gate voltage decreases from 0 to −40 V because of the increase in built-in 
potential, which can promote the electron-hole separation (Figure 2.25).70 Conversely, the responsivity 
under forward bias depends weakly on the gate voltage. Figure 2.22 shows the spectral responsivity of 
the device with a bias voltage VDS = +1.0 V. The spectral responsivity ranges from the ultraviolet (UV) 
to the near infrared (NIR) with a maximum responsivity of 704 mA/W. The spectral responsivity of this 
photoresponsive device depends on the band gap of the materials from which it is fabricated;17, 71 
however, the proposed n-InGaAs–BP heterojunction diode can detect the UV light, which does not 
coincide with the band gaps of either BP (~0.4 eV) or InGaAs (~0.75 eV). This UV absorption is due 
to electron excitations between the nested valance and conduction bands of the BP, which is called 
“band nesting”.72 In the spectra response, the heterojunction diode shows the different 
photoresponsivity at the wavelengths under 460 nm due to the differences in the light intensity of used 
LEDs for measuring the photocurrent and the trap sites at the interface of the heterojunction, which also 
influences the relatively low photocurrent of the device.73 In this configuration, the current of the 
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heterojunction diode can be controlled by two independent stimuli: the applied gate voltage and the 
incident light (Figure 2.22c). As shown in Figure 2.22d, the device generates three different current 
states (0, 1, and 2) depending on the applied gate voltage and the optical illumination of the device at a 
forward bias of 1 V. This capacity to manipulate output signals by optical and electrical inputs can be 
used in a multiple logic operator, where the incident light and applied gate voltage can be used as two 
input signals to manipulate output current for multiple output signals. This multiple logic operator can 
find potential applications in mixed optoelectronic logic devices and digital-to-analog converters.68, 74 
The multi-functional n-InGaAs–BP heterojunction diode provides a versatile platform for applications 
requiring rectifying, switching, memory, photoresponsivity, and multiple signal-generation capabilities. 
In terms of the multiple functionalities, the device has results comparable to those of other multi-
functional devices (Table 2.1). Especially, our device shows a much simple structure and an easy 
fabrication process, compared to other 2D based multi-functional heterostructure with a floating gate. 




In conclusion, we developed a new type of heterostructure device based on BP and n-InGaAs 
nanomembrane semiconductors. The device is gate tunable and photoresponsive, has programmable 
diode characteristics, and offers gate-tunable rectification with a maximum rectification ratio of 4600 
and switching with an on/off ratio exceeding 105. In addition, the proposed heterojunction diode can be 
programed by the modulation of forward current because of the capacitive gating effect. Furthermore, 
the device is photoresponsive with a maximum responsivity of 0.704 A/W in a spectral range spanning 
the UV to NIR. By combining the gate tunability and photoresponsivity, the device can generate 
multiple signals. These properties make n-InGaAs–BP heterojunction diodes very attractive for the 
development of multi-functional devices and future electronics, such as the neuromorphic system. 
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Figure 2.1. (a) Schematic of the fabrication process of n-InGaAs–BP heterojunction diode. (b) 









































Figure 2.2. Design of heterojunction diode based on n-InGaAs and BP. (a) Schematic and optical-
microscope image of n-InGaAs–BP heterojunction diode. (b) AFM image and height analysis of n-
InGaAs–BP heterojunction diode and height profile of BP (red line) and n-InGaAs (blue line). (c) 








































































   





Figure 2.3. AFM images for the surface roughness of (a) as-grown n-InGaAs and (b) transferred n-
InGaAs. AFM images for the surface roughness of BP (a) before the epitaxial transfer printing process 
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Figure 2.4. (a) Cross-sectional HRTEM image of n-InGaAs and BP heterojunction. (b) EDS elemental 
mappings of phosphorus (P), Indium (In), Gallium (Ga), and Arsenic (As) of n-InGaAs and BP 
heterojunction. Scale bar is 10 nm. Cross-sectional HRTEM images of the interface of (c) InGaAs/BP 























Figure 2.5. Gate-tunable electrical properties of heterojunction diode. (a) I–V characteristics of n-
InGaAs and BP heterojunction diode under different gate voltages of −40, 0, 40 V. (b) Forward-to-
reverse current ratio at bias of ±1 V as a function of applied gate voltage. 
 
 
Figure 2.6. I–V characteristics of n-InGaAs–BP heterojunction diode under different gate voltages (a) 
from 0 to 40 V and (b) from −40 to 0 V. 
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Figure 2.8. (a) Optical-microscope image and (b) output characteristics of BP FET. (c) Transfer 
characteristics of BP FET at VDS = −1 V. (d) Optical image and (e) output characteristics of n-InGaAs 
FET. (f) Transfer characteristics of n-InGaAs FET at VDS = 1 V. 
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Figure 2.9. (a) Schematic illustration of estimated band alignment between BP and n-InGaAs. 
Schematic energy-band diagrams of heterojunction diode under forward bias with (b) negative gate 
voltage and (c) positive gate voltage. EVac, EC, EV, EF, EG and χ are the vacuum level, lowest energy level 
of the conduction band, the highest energy level of the valence band, the Fermi level, the band gap and 
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Figure 2.10. Schematic energy-band diagrams of heterojunction diode under zero bias with (a) negative 
gate voltage, (b) zero gate voltage and (c) positive gate voltage, under forward bias with (d) negative 
gate voltage, (e) zero gate voltage and (f) positive gate voltage and under reverse bias with (g) negative 
gate voltage, (h) zero gate voltage and (i) positive gate voltage.  
 
Change of the energy-band diagrams of n-InGaAs–BP heterojunction diode depending on the bias and 
gate voltages is shown in Figure 2.10 Here, the electrostatic inversion of BP nanosheets from p-type to 
n-type as the gate voltage change from negative to positive induces the modulation of the Fermi level 
of BP, whereas the Fermi level of n-InGaAs remains stationary due to the Fermi-level pinning effect. 
These behaviors induce the change of the band structure and electrical transport in the heterojunction 
diode (Figures 2.10a‒c).75 Here, the band bending of BP at the interface occurs due to the weak Fermi-
level pinning which is caused by the defect and vacancy of molecules in the surface.76 Due to the 
modulation of the band structure, the current flow of the heterojunction diode depends on the gate and 
applied bias voltages. Especially, under the forward bias, the current of device increases at the positive 
gate voltage due to the decreased barrier height. On the other hand, the flow of holes from BP to InGaAs 
is dominantly blocked by the barrier at the negative gate voltage, resulting in low current levels as 
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than under forward bias because the current flow is blocked by the barrier at positive gate voltage and 

















Figure 2.11. (a) Transfer characteristics of n-InGaAs–BP heterojunction diode at VDS = 1 V on a linear 
scale (red) and on a semi-logarithmic scale (black). (b) Transfer characteristics of n-InGaAs–BP 
heterojunction diode at VDS = −1 V on a semi-logarithmic scale.  

































































Figure 2.12. Rectifying and switching behaviors of heterojunction diode. (a) Schematic of device 
structure with corresponding circuit diagram for rectifying measurement. (b) Output current of 
heterojunction diode at applied gate voltage of 40 V under different intensities of input drain-source 
voltage of sine waveform (VInput = −1 to +1 V, −0.5 to +0.5 V, −0.2 to +0.2 V). (c) Schematic of device 
structure with corresponding circuit diagram for switching measurement. (d) Output current of 
heterojunction diode at forward bias of 1 V under different maximum intensities of applied gate voltage 
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Figure 2.13. (a) Output current of heterojunction diode with sinusoidal input drain-source voltage (VInput 
= −0.2 to +0.2 V) and under applied gate voltages of −40, 0, 40 V. (b) Output current of heterojunction 
diode under applied gate voltage of −40 V and with sinusoidal input drain-source voltages of various 








Figure 2.14. Output voltage of n-InGaAs–BP heterojunction diode with external resistor (R = 1 MΩ) 
under applied gate voltage of 40 V and sinusoidal input drain-source voltage (VInput = −0.5 to 0.5 V; 0.1 
kHz). 
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Figure 2.15. (a) Output current of heterojunction diode with rectangular voltage pulse applied to gate 
(VG = 10 V) under forward biases of 0.2, 0.5, and 1 V. (b) Output current of heterojunction diode under 
reverse bias of −1 V and with rectangular voltage waveform of various magnitudes applied to gate (VG 
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Figure 2.16. Non-volatile memory and programmable diode properties of heterojunction diode. (a) 
Schematic of the heterojunction diode as a memory device. (b) Transfer characteristics at forward bias 
of 1 V with gate voltage sweep from −40 V to +40 V in positive direction and +40 V to −40 V in negative 
direction. (c) Retention test at forward bias of 1 V with ±10 V applied gate voltage pulses for 100 ms. 
(d) Switching behavior between programmed and erased state with applied alternating gate voltages of 
±60 V for 1 s at forward bias of 1 V. (e) I–V characteristics at programmed state (VPulse = −10 V) with 
different applied pulse times from 0 to 10 s. 
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Figure 2.17. (a) Optical-microscope image of BP FET. (b) Transfer characteristics of BP FET under 
forward bias of 1 V with gate voltage sweep from −50 V to 50 V in positive direction and 50 V to −50 
V in negative direction. (c) Retention test of BP FET under forward bias of 1 V with ±40 V applied gate 








Figure 2.18. Schematics of programmable heterojunction diode in (a) programmed state and (b) erased 
state. 
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Figure 2.19. (a) Optical-microscope image of n-InGaAs–BP heterojunction diode used for Kelvin probe 
force scope measurement (KPFM). (b) KPFM image on BP with VCPD ~ −0.59 V after the device is 
programmed by −60 V applied gate voltage pulses for 1s. (c) KPFM image of BP with VCPD ~−1.65 V 









Figure 2.20. Retention test of n-InGaAs–BP heterojunction diode under reverse bias of −1 V with ±10 
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Figure 2.21. Output current of n-InGaAs–BP heterojunction diode with sinusoidal input drain-source 

















































Figure 2.22. Optoelectrical properties of heterojunction diode. (a) I–V characteristics of n-InGaAs–BP 
heterojunction diode under dark and 460 nm light illumination. (b) Spectral response under forward 
bias of 1 V. (c) Schematic illustration of multiple signal generation. (d) Output current under forward 
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Figure 2.24. (a) Transfer characteristics of n-InGaAs–BP heterojunction diode under forward bias of 1 
V in dark and 460 nm light illumination. (b) Responsivity of n-InGaAs–BP heterojunction diode under 
forward bias of 1 V as a function of gate voltage. (c) Transfer characteristics of n-InGaAs–BP 
heterojunction diode under reverse bias of −1 V in dark and 460 nm light illumination. (d) Responsivity 
of n-InGaAs–BP heterojunction diode under reverse bias of −1 V as a function of gate voltage.  
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Figure 2.25. Schematic illustration of energy-band diagrams of heterojunction diode under reverse bias 

























Table 2.1. Comparison of possible functionalities of various multi-functional devices.  













M: 84.6 cm2 V−1 s−1; 
On/Off ratio: ~105 




























─ M: ~104 cm2 V−1 s−1 Tr: ~4 × 10
4 s 












On/Off ratio: ~107 
─ Rph: ~10





M: 100 cm2 V−1 s−1; 
On/Off ratio: ~106 
─ Rph: 383 A/W ─ 36 
73 
 
Chapter 3. High-Resolution Filtration Patterning of Silver Nanowire 
Electrodes for Flexible and Transparent Optoelectronic Devices 
 
3.1 Introduction 
The development of low-cost, flexible and transparent electrodes (FTEs) is continuously attracting 
significant interest owing to the huge demand for wearable optoelectronic devices, such as solar cells,1 
light emitting diodes (LEDs),2 photodetectors3 and thin film transistors (TFTs).4 Various conductive 
materials, such as indium tin oxide (ITO), carbon nanotubes (CNTs), graphene, and metal nanowires 
(NWs) have led to the development of FTEs.5 ITO as a typical transparent conductive electrode material 
has excellent electrical conductivity and high optical transparency; however, it has poor characteristics 
in terms of durability and flexibility. Furthermore, it is a high-cost material as indium is a rare metal.5-
7 CNTs and graphene are strong candidates for FTEs; however, they have a drawback in terms of low 
electrical conductivity.6 Silver NW (AgNW) is the most promising candidate in view of its excellent 
mechanical flexibility, optical transparency, and electrical conductivity.8, 9 Moreover, AgNWs provide 
additional advantages, such as economy and low-temperature processing.7 For enhanced performance 
of AgNW electrodes, various methods have been developed, for example, plasmonic welding 
technique,10 AgNW–CNT or AgNW–graphene composites,11-13 synthesis of thin/long AgNWs,14 Ag–
Pt alloy-walled hollow NWs,15 and cross aligning technique16 to reduce the electrical resistivity, and 
increase the optical transparency, mechanical strength, and thermal and chemical stability of AgNWs. 
Their excellent mechanical flexibility (even stretchability), electrical conductivity, optical transparency, 
cost-effectiveness and large-area processing facilitate their use in various flexible (or stretchable) 
optoelectronic devices, such as solar cells, photodetectors and LEDs.16, 17  
To utilize AgNW electrodes in image sensors, bioelectric devices, TFTs, and LEDs, fine patterning 
of AgNW electrodes is essential.8, 18, 19 Various methods for patterning of AgNWs, for example, 
photolithography,19 laser ablation,20 stamp contact printing,21 and shadow mask printing method22 have 
been investigated. Although photolithography has been established as the most widely used patterning 
process for device fabrication, it has various drawbacks for patterning of AgNW electrodes. First, this 
process has a limitation in the selection of the substrate owing to the high baking temperature (> 100 ℃) 
and post-processing methods, such as wet or dry etching processes.23, 24 In addition, conductive AgNW 
networks can be damaged during the process of photoresist removal, and it is difficult to completely 
remove the photoresist residue from the substrate or AgNW network.24 Although the laser ablation 
technique is capable of high-resolution AgNW patterning, it can damage the substrate; in addition it 
suffers from high cost and poor throughput.25 Stamp contact printing, on the other hand is suitable as a 
low cost and high throughput process; however, its pattern resolution is very poor.24 The patterning of 
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AgNWs using a shadow mask is advantageous in terms of cost effectiveness and it is also free from the 
substrate selection owing to the low-temperature process and reusability of the mask. However, it is 
challenging to reduce the pattern resolution because of the limited resolution of the shadow mask.19, 24 
When the thickness of the shadow mask increases, it is difficult to fabricate fine patterns owing to the 
difficulties involved in the anisotropic etching process. To increase the resolution of the shadow mask, 
the mask should be thin. However, when the mask becomes very thin, it can be easily broken or torn 
during the process. In addition, for sharp pattern edge resolution, the mask must be conformably and 
strongly attached to the substrate to prevent the penetration of the solution by capillary forces between 
the mask and the substrate. As a result, a new approach is needed to easily control the thin shadow mask 
for fine-patterning and conformal contact. 
In this study, we have developed a fine-patterning method for AgNW networks for high-resolution 
FTEs based on vacuum filtration on the shadow mask, and transfer printing using a 
polydimethylsiloxane (PDMS) stamp. Vacuum filtration enables the use of a very thin polyimide (PI) 
shadow mask with high-resolution patterns because of the vacuum-induced conformal attachment of 
the mask on an anodic aluminum oxide (AAO) template. In addition, it is economical compared to spin 
or spray coating processes because there is no wastage of AgNW solution. Moreover, the vacuum 
filtration process could remove small size-impurities in the AgNW solution as it passes through the 
pores of the AAO template, resulting in an enhanced optical transparency and electrical conductivity.26, 
27 For a proof of concept of the patterned AgNW electrodes, we have demonstrated their application in 
flexible optoelectronic devices. A silicon (Si) photodetector based on the AgNW electrodes exhibited 
an extremely low dark current (3.24 × 10−10 A at 5 V) and an excellent optical on/off ratio (1.86 × 103) 
compared to a device using Ag film electrodes. A ZnO-based flexible and semi-transparent UV 
photodetector with embedded AgNW electrodes developed in this study exhibited a highly enhanced 
photocurrent (up to 800%) compared to a device based on the top-mounted AgNW electrodes; 
furthermore, it operated well under extreme bending conditions (bending radius of approximately 770 
µm) and 500 bending cycles.  
 
3.2 Experimental details 
Patterning process: The Si substrate was sonicated in isopropyl alcohol (IPA) solution for 30 min 
for cleaning and sequentially rinsed in IPA and DI water. The Si substrate was treated with an O2 plasma 
(18 W, for 5 min). A polyimide (PICOMAX, Korea) solution for the shadow mask was spin coated on 
the Si substrate at 4000 rpm for 60 s and cured at 120 ℃ on a hot plate for 3 h. The patterns of PI film 
were fabricated by standard photolithography (MA-6, SUSS MicroTec, Germany) and reactive ion 
etching (Lab Star, TTL, Korea) process (20 sccm of SF6, 60 sccm of Ar; 10 mTorr; 300 W of RF power). 
The patterned PI film was floated on DI water for separation for 20 min after scratching the edge of the 
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film. An AAO template (Whatman, UK) of 0.2 μm pore size was used as the pattering substrate. Used 
AgNW ink (0.05 wt.%) was diluted with an ethanol solution and AgNW ink (Nanopyxis Corp., Korea) 
containing 0.5 wt.% of AgNWs in ethanol. (for characterization of AgNW) 
Device fabrication for Si-photodetectors: The n-type Si substrate was treated with a 4% HF solution 
for 30 min to remove the oxide layer. The substrate was then rinsed in IPA and DI water. For transferring 
the patterned AgNW networks from the AAO template after the filtration process onto the PDMS stamp, 
the AAO template with the patterned AgNW networks were first attached to the PDMS stamp. Next, a 
small quantity of DI water was dropped on the backside of the AAO template. Then, the AAO template 
was carefully removed from the PDMS stamp. The patterned AgNW networks on the PDMS stamp 
were transferred onto the Si substrate by a wet-transfer technique using EtOH.  
Device fabrication for the AgNW electrode embedded UV photodetector: A PVA solution (5% in DI 
water) was spin coated on a clean Si substrate at 4000 rpm for 60 s and annealed at 120 ℃ on a hot 
plate for 1 h. Through the same transfer process of AgNWs as mentioned above, patterned AgNW 
networks were formed on the PVA/Si substrate. A 200-nm-thick ZnO layer was deposited onto the 
AgNW/PVA/Si substrate by an RF sputtering system (SRN-120D, SORONA, Korea) (20 sccm of O2; 
10 mTorr; 500 W of RF power). Then, an NOA solution (Norland Products Inc., USA) was spin coated 
on this sample at 4000 rpm for 60 s and exposed to UV radiation (365 nm, 6 W) for 10 min. Finally, 
this sample was floated on DI water. Next, the PVA layer was removed and simultaneously the NOA 
film with the UV photodetector arrays was separated from the Si substrate.  
 
3.3 Results and discussion 
Figure 3.1 shows the patterning and transfer printing processes for high-resolution patterning of 
AgNW networks, which include (i) vacuum filtration of AgNW solution on a thin PI shadow mask and 
(ii) transfer printing of the patterned AgNWs from the AAO template onto target substrates, such as Si, 
glass, and polyethylene terephthalate (PET). Here, we used 0.05 wt% AgNW solution with an average 
length of 25 ± 5 μm and an average diameter of 32 ± 5 nm (for more detail structural characteristic of 
AgNW, please refer to the experimental section and Figure 3.2). For the fabrication of the patterned PI 
shadow mask, a PI solution was spin-coated on a Si substrate and cured at 120 ℃ for 3 h. Subsequently, 
the PI film was patterned by standard photolithography and reactive ion etching (RIE) processes (Figure 
3.3). To separate the PI shadow mask from the Si substrate, we utilized the water assisted peeling-off 
method, which would effectively protect the shadow mask from any external damage (Figure 3.4a).28, 
29 Next, the PI shadow mask was picked up by the AAO template from the surface of the water for 
conformal attachment (Figure 3.4b). After the AAO template with the PI shadow mask was placed on 
the filtration plate, the PI shadow mask was strongly attached to the AAO template using the vacuum 
process (Figure 3.4c). A few drops of AgNW solution was added after filling the funnel with deionized 
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(DI) water (Figure 3.4d). The AgNWs would be easily stacked inside the patterns of the shadow mask 
by the strong water flow during the vacuum filtration process. Figures 3.1b–d show the stacked AgNWs 
inside the pattern of the shadow mask after the filtration process. Most of the AgNWs were assembled 
within the pattern area, except for a very few AgNWs at the edge of the pattern. Between the patterned 
windows, no AgNWs could be found (Figure 3.5b). As the PI shadow mask was removed, the patterned 
AgNWs would remain on the AAO template (Figure 3.1e). This strategy could provide a very cost-
effective and efficient way of patterning of AgNWs as the shadow mask and AAO template could be 
reused. Furthermore, the number of fabrication steps was reduced and no AgNW solution was wasted. 
Figure 3.6 shows the optical microscopy (OM) image of the PI shadow mask after the filtration process 
and the scanning electron microscopy (SEM) image of the AAO template after the transfer printing of 
the AgNW networks.  
To demonstrate the application of the above developed patterned AgNW networks as electrodes of 
optoelectronic devices, we transferred the AgNW networks onto arbitrary substrates (e.g., Si, glass, and 
PET). In the transfer printing process, after the AgNW networks were dried on the AAO template, the 
patterned AgNW networks were attached on the PDMS stamp. Next, a small amount of DI water was 
sprayed on the back side of the AAO template to separate the AgNW networks from the AAO template. 
The water, thus sprayed was passed through the hole to the front side; it would penetrate between the 
AgNW networks and the AAO template.29-31 Then, the resultant buoyant force of the water would act 
on the AgNW networks on the PDMS stamp, thus causing the AgNW networks to be detached from the 
AAO template and attached on the PDMS stamp (Figures 3.1 and 3.4g).31, 32 The AgNW networks on 
the PDMS stamp could be easily transferred onto Si (Figure 3.1g) or PET (Figure 3.4h) substrates using 
the liquid bridge method.33, 34 Figure 3.1e–g shows the OM and SEM images for each step of transfer 
printing of the patterned AgNW networks. It should be noted that the AgNW networks were maintained 
well during the transfer printing processes from the AAO template to the Si or PET substrate. Figure 
3.7 shows the surface morphology of transferred AgNW networks on the Si substrate using atomic force 
microscopy (AFM) analysis, indicating similar value (33.25 nm) of the root-mean-square roughness 
compared to spin-coated AgNWs networks.16 Moreover, our method was also able to fabricate a variety 
of sophisticated patterns of AgNWs, such as a butterfly, numbers, and letters on the Si substrate (Figures 
3.8a–e). While patterning AgNWs via conventional photolithography is limited in achieving reduced 
pattern sizes owing to the scattering of light by the AgNW networks,19, 35 in our method, the high-
resolution assembly of AgNWs along the pattern edge of the shadow mask could remain clear because 
of the total removal of the AgNWs from the shadow mask (Figure 3.5c, d). Therefore, our method could 
facilitate a sharp AgNW pattern with approximately 3.5 m line width (Figures 3.8f and 3.9). Moreover, 
our strategy possesses additional advantages, such as easy thickness control of the AgNW electrodes, 
ability to accommodate various flexible substrates, as well as patterning and combination of various 
low dimensional materials. Figures 3.10 and 3.11 show the density and optical transmittance of the 
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AgNW networks based on the amounts of AgNW solutions. Figure 3.12 showed AFM images and 
height analysis of AgNW networks, indicating that the thickness of the AgNW networks could be simply 
controlled by controlling the amount of AgNW solutions. Here, the sheet resistance of AgNW networks 
with 10 and 40 µL solution are 2.615 and 0.746 Ω/sq, respectively. Figure 3.13 shows the sheet 
resistance changes depend on the post-annealing temperature, which indicates the AgNW network is 
thermally stable up to 150 ℃. Figure 3.14 shows the transferred AgNW networks on glass, PDMS and 
PET substrates, thus demonstrating their potential applications in the fabrication of various 
optoelectronic devices, such as flexible and/or transparent TFTs, photodetectors, and LEDs. 
Previously, combined assembly of different low-dimensional conductive materials, for example, 
AgNWs, CNT, and graphene has been investigated to improve the electrical properties and prevent the 
conductive materials from oxidation through capping with air-stable materials, such as reduced 
graphene oxide (rGO).36, 37 Our method allows the combined assembly of AgNWs and CNTs and 
stacking of rGO sheets on top of the AgNW networks through sequential filtration of each solution and 
transfer printing processes. Figure 3.15a, b shows patterned graphene on a Si substrate fabricated using 
our method, which demonstrates its capability to pattern various low-dimensional materials. Figure 
3.15c shows an AgNW network covered with rGO sheets after the sequential filtration of AgNWs and 
rGO solutions, which demonstrates that the AgNW/rGO film retained sharp pattern edges (Figure 3.15c). 
Figure 3.15d shows the Raman mapping image for the G-band of rGO at the edge of the AgNW/rGO 
film. Similarly, Figure 3.15e shows the Raman shift of the AgNW/rGO film with D, G, and 2D peaks 
at 1349, 1590, and 2688 cm−1, respectively. Furthermore, Figure 3.15f shows the SEM image of the 
AgNW/rGO film, indicating a uniform coverage of the rGO sheets on the AgNW network. In addition, 
we confirmed that a combination network of AgNW and CNT was also possible through sequential 
filtration (Figure 3.16 and 3.17). Hence, the combination and stacking of different low-dimensional 
materials are possible through a sequential filtration process, which can be applied to various device 
structures.  
Next, to demonstrate the potential applications of our technique in optical devices, we compared the 
characteristics of the Ag film and AgNW electrodes for planar Metal–Semiconductor–Metal (MSM) Si 
photodetectors. For fabricating the former, a 200 nm thick Ag film for the anode and cathode, deposited 
by thermal evaporation on top of the Si substrate, was patterned using the standard photolithography 
and lift-off process. The insets in Figure 3.18a, b show the Ag film and the AgNW electrodes, wherein 
the channel length and width were 50 and 200 μm, respectively. Figure 3.18a, b shows the dark current 
and photocurrent characteristics under a specific light illumination (λ = 850 nm; Plight = 2.2 mW/cm2). 
The dark current of the Si photodetector with the Ag film electrode was 3.2 × 10−5 A at a bias voltage 
of 5 V, which was considerably higher than that of the Si photodetector with the AgNW electrode (3.24 
× 10−10 A). Similarly, the photocurrent of the photodetector with the Ag film was 3.3 × 10 -5 A at the 
same bias voltage of 5 V, which was again higher than that of the photodetector based on the AgNW 
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electrode (6.0 × 10−7 A). Although the photocurrent of the Si photodetector with the AgNW electrode 
was lower than that of the photodetector with the Ag film, the on/off ratio of the former was 1.86 × 103, 
which was much higher than that of the latter with a ratio of 1.04. Figure 3.18c, d shows the photo-
switching behaviors of these two photodetectors. The AgNW electrode exhibited a superior and stable 
photo-switching behavior compared to the Ag film electrode (Figure 3.18c). The superior photo-
switching and low dark current behavior of AgNW electrodes could be mainly attributed to the 
following three factors. Firstly, polyvinylpyrrolidone (PVP) coating around the AgNW acted as the 
barrier between the Si substrate and AgNW (Figure 3.19a).38 Therefore, under the bias condition, 
electrons (and holes) are mostly blocked by the PVP barrier in the dark state (Figure 3.19b). But when 
light illuminated, electrons (and holes) accumulated by the photo-generated electrons-hole pair are 
tunneled through the PVP barrier under the illumination of light (Figure 3.19c). Secondly, the actual 
contact area between the AgNW electrode and the Si substrate was lower than that in the Ag film 
electrode owing to the round shape of the AgNWs and vacant area in the conductive AgNW network. 
These two factors resulted a low dark current. Finally, as the AgNW network was semi-transparent, the 
effective photocurrent-generated area was wider than that of the Ag film electrode, thus causing an 
increase in the photocurrent, resulting in a high optical on/off ratio. Figure 3.18e, f shows the 
photocurrent mapping data of these two photodetectors, which were measured by scanning a 532 nm 
laser from drain to source at zero-bias voltage. The photocurrent was not generated when the laser was 
on top of the Ag film electrode (Figure 3.18e); however, high photocurrent was generated on the top of 
the AgNW electrode. Interestingly, the photocurrent in the AgNW area was even higher than that in the 
Si semiconductor area (Figure 3.18f). This result could be attributed to the small electron-hole 
recombination in the area of the AgNW electrode owing to the short current path at the interface between 
the AgNW electrode and the semiconductor interface. Therefore, the AgNW networks were very useful 
as electrodes for high performance photodetectors with low-power consumption.  
Furthermore, the AgNW networks exhibited excellent optical transparency and mechanical flexibility. 
We fabricated a planar MSM ZnO photodetector with AgNW electrodes on the Norland Optical 
Adhesives (NOA) substrate (Figure 3.20a). Figure 3.20b shows the optical transmittance spectra of 
AgNW and Ag film electrodes on the ZnO film (200 nm)/glass substrates. Compared to the AgNW 
electrode, the Ag film electrode significantly decreased the optical transmittance of the ZnO film. As 
mentioned earlier, the AgNW electrode had a low photocurrent owing to a low contact area between the 
AgNW electrode and the active layer. To address this problem, the AgNW electrodes were embedded 
in the active layer to increase the contact area and path length of the incident light by scattering, and 
trapping the events for enhanced photocurrent.9, 39 For incorporating this embedded AgNW electrode 
into the active layer, the AgNW electrodes were transferred onto a silicon substrate coated with 
polyvinyl alcohol (PVA) (Figure 3.21). Then, ZnO and NOA films were sequentially coated by radio 
frequency (RF) sputtering and spin coater, respectively. Finally, the UV photodetector and the Si 
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substrate were separated by removing the sacrificial PVA layer with DI water after UV-polymerization 
of the NOA film (Figure 3.22). The UV photodetector with the embedded AgNW electrode on the NOA 
substrate was semi-transparent (Figure 3.20c). To verify the effect of embedding the AgNW electrode 
into the active layer, we compared the performances of two types of photodetectors based on embedded 
and on the top-mounted AgNW electrodes on ZnO films. The band diagram of both structures is the 
same, and its band diagram and photodetection mechanism are similar to the AgNW based Si-
photodetector (Figure 3.23). Figure 3.20d shows the I–V curve of the UV photodetectors under dark 
and illuminated conditions of the UV light (365 nm, 1.56 mW). The UV photodetector with the 
embedded AgNW electrode showed improved photocurrent performance (approximately 800%) 
compared to the top AgNW electrode, whereas the dark current performance exhibited similar 
extremely low values under 60 fA for both the devices. This significant increase in the photocurrent for 
the embedded AgNW electrode was due to an increased contact area of the AgNW electrodes and light 
scattering and trapping events. When the AgNWs were embedded in the ZnO film, the contact area 
between the AgNW electrodes and the ZnO film increased, which increased the photocurrent in the 
device. In addition, the incident light was scattered on the surface of the AgNW electrode and was 
trapped in the stacked AgNWs inside the ZnO film, resulting in a significantly enhanced light absorption. 
The key figure of merit, photo-responsivity (Rλ), and detectivity (D*), in two types of the photodetector, 
was used for the standard of comparison. Responsivity is defined as the photocurrent according to the 
power of the incident light in the unit area, and detectivity represents the ability to distinguish a signal 
from noise and facilitates comparison with other devices. The responsivity and detectivity are calculated 











 [cm Hz1 2⁄ /W]           (2) 
where λ is the wavelength, Jph is photocurrent density, Plight is optical power, A is the effective area of 
detector, NEP is noise-equivalent power, q is the electron charge, and Jd is dark current density. The 
responsivity and detectivity of the UV photodetector with the embedded AgNW electrode were 
1.05 × 10−2  A/W and 7.53 × 1011 cm Hz1 2⁄ /W at a bias voltage of 20 V, respectively. It shows 
superior performance than the UV photodetector with the top AgNW electrode, which is responsivity 
of 1.31 × 10−3 A/W  and detectivity of 9.40 × 1010 cm Hz1 2⁄ /W .) (Here, we calculated by 
considering only the shot noise for the detectivity.) The photo-responsive on/off ratio of the UV 
photodetectors with the embedded AgNW electrode showed a very high value of 3.93 × 104 at a bias 
voltage of 20 V. Figures 3.20e and 3.24 show the photo-switching behavior and photo-response speed 
under UV light at a bias voltage of 2 V for the embedded AgNW electrode. The repeated switching 
behavior was well-retained with a stable and reproducible current and fast photo-response time 
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(approximately 9.1 ms of rise time and 18.3 ms of decay time). In general, ZnO-based photodetectors 
have a slow response speed and unstable reproducibility because charge carriers by the adsorption and 
desorption of O2 and/or H2O on the ZnO surface contributes to the operation of the device.42 But, in our 
device, the affection of charge carriers by the adsorption and desorption processes do not significantly 
contribute to the operation of the device because the low-density charge carriers are blocked by the PVP 
barrier layer. Thus, the tunneling mechanism with the PVP barrier layer leads to fast photo-response 
time.43 Moreover, our UV photodetector could be operated well even under severe bending conditions. 
Figure 3.25a, b shows the UV photodetector array on the tip of a glass pipette with a radius of 
approximately 770 μm. The AgNWs were properly embedded in the ZnO film even under a highly bent 
condition (Figures 3.25b and 3.26). The highly bent UV photodetector exhibited a photocurrent 
approximately two times lower than that in the flat state (green dots, as shown in Figure 3.25c). This 
could be attributed to the multiple factors, such as reduced light collection area on the curved surface 
and increased reflection of light at the surface due to strongly bent geometry of the photodetector. Figure 
3.25d shows the photocurrent variation after the device was bent repeatedly with a radius of 0.5 cm. 
The photocurrent after 500 bending cycles did not show any noticeable change compared to the initial 
value. In terms of the performances, our device has results comparable to those of other flexible UV 
photodetectors (Table 3.1). Especially, the PVP layer around AgNWs acts as the barrier at the interface 
and embedded structure increased the contact area, resulting in high on/off ratio and fast response time 
with a tunneling mechanism. In addition, our photodetector could be transferred to various substrates, 
such as leaf and safety glasses (Figures 3.20c and 3.27), which could find diverse applications in 
wearable sensors and augmented reality.  
 
3.4 Conclusion 
We have developed a fine-patterning technique of AgNWs on various substrates using simple vacuum 
filtration and transfer printing processes. This technique has provided a very simple and cost-effective 
fabrication method for fine patterning of AgNW electrodes for applications in transparent and flexible 
optoelectronic devices. This patterning technique could be applied to other nanomaterials, such as CNTs, 
graphene, and a combination of nanomaterials to realize highly flexible and transparent optoelectronic 
devices. As a proof-of-concept demonstration, we fabricated a Si-based photodetector and a ZnO-based 
UV photodetector. The Si-based photodetector with the AgNW electrode exhibited an excellent on/off 
ratio and a low dark current compared to the Ag film electrode. The UV photodetector with an embedded 
AgNW electrode under an active semiconductor showed an enhanced photocurrent that was 800 % 
higher than that of the top AgNW electrode. The proposed patterning technique of AgNWs has a 
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Figure 3.1. (a) Schematic illustration of the AgNW pattering process through vacuum filtration with a 
PI shadow mask. (b–d) SEM images of patterned AgNW network on AAO template before peeling the 
PI shadow mask off: (b) whole area, (c) edge part, and (d) magnified image of the edge part of the 
patterned AgNW network. (e–g) Sequential images of the transfer process of patterned AgNW networks 
in terms of a series of OM images: (e) on AAO template, (f) on PDMS stamp, and (g) on Si wafer. 
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Figure 3.3. SEM images of patterned Polyimide (PI) film after photolithography and dry etching 
process: (a) top view and (b) side view. 































Figure 3.4. A series of optical images of filtration and transfer processes for AgNW patterning: (a) PI 
shadow mask on the water detached from source substrate. (b) PI shadow mask put on the AAO template. 
(c) AAO template with PI shadow mask placed on porous plate. (d) AgNW solution added into water 
filled cylinder filter system. (e) PI shadow mask peeled off from the AAO template. (f) Patterned AgNW 
networks on AAO template. (g) AgNW networks transferred onto PDMS substrate by stamping process. 



















Figure 3.5. (a, b) Scanning electron microscope (SEM) images of patterned AgNW networks on AAO 
template before peeling the PI shadow mask off: (a) whole area and (b) area between hole patterns of 
PI shadow mask. (c, d) SEM images of PI shadow mask after peeling off process: (c) whole area and 
(d) edge part. 
 
 
Figure 3.6. (a) Optical image of PI shadow mask after filtration of AgNW solution. (b) SEM image of 












Figure 3.7. (a) AFM image for surface roughness of transferred AgNWs on Si wafer and (b) height 







Figure 3.8. OM images of AgNW patterned as (a–c) butterfly shapes, (d) numbers, and (e) letters on 
the Si substrate. (f) SEM image of patterned AgNW networks on Si substrate with 3.5 m line width. 
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Figure 3.9. (a–c) OM images and (d–f) SEM images of patterned Ag NW networks on Si substrate with 







Figure 3.10. Transmittance of patterned AgNW networks on glass for different nanowire densities. 
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Figure 3.11. (a, b) OM images of patterned AgNW network: (a) 10 µl injection of Ag NW solution and 
(b) 40 µl injection of Ag NW solution. (c, d) SEM images of patterned AgNW network: (c) 10 µl 
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Figure 3.12. (a, b) AFM images of patterned AgNWs network: (a) 10 µl injection case, and (b) 40 µl 
injection case of Ag NWs solution. (c, d) Height analysis of patterned AgNWs network: (c) 10 µl 





Figure 3.13. Temperature dependent sheet resistance of AgNW networks. 
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Figure 3.15. (a, b) Images of patterned graphene sheets on the Si substrate: (a) OM image and (b) SEM 
image. (c) SEM image of patterned hybrid structures of AgNW network and rGO through sequential 
filtration. (d) Raman mapping image of the edge part of patterned hybrid structure. (e) Raman shift of 
the hybrid structure. (f) SEM image of the AgNW network and rGO hybrid structure enlarged image of 











































Figure 3.17. SEM image of patterned hybrid structure of AgNW network and carbon nanotubes (CNTs) 
through sequential filtration. 







Figure 3.18. (a–b) Photo-response characteristics of the Si-photodetector with (a) Ag film electrode and 
(b) AgNW electrode under 850 nm LED light. (c, d) Photo-switching behavior of Si-photodetector with 
(c) Ag film electrode and (d) AgNW electrode under 850 nm LED light. (e, f) Photocurrent mapping 
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Figure 3.19. (a) Schematic illustration of estimated band alignment between Si and AgNWs. Schematic 







Figure 3.20. (a) Device scheme of the ZnO-based UV photodetector with AgNW network electrodes 
on the NOA substrate. (b) Transmittance of the AgNW electrode and Ag film electrode on a 200 nm 
ZnO thin film. (c) Optical images of UV photodetector arrays on the surface of leaf. (d) Photocurrent 
characteristics of UV photodetectors with AgNW electrodes stacked on and embedded in the ZnO active 
layer. (e) On/off stability of photo-switching behavior of UV photodetectors with embedded AgNW 
electrodes. 
PVP PVP
AgNW Si ~ 1.12 eV AgNW
a b c)
















































































Figure 3.22. (a–e) Sequential optical images of the process of separation from source substrate for 
flexible and transparent UV photodetector arrays with embedded AgNW electrode: (a) immediately 
after floating on water, (b) after 5 min, (c) after 10 min, (d) after 15 min, and (e) after 20 min. (f) Close-
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Figure 3.24. Photo-responsive rise and decay times of a UV photodetector with embedded AgNW 




Figure 3.25. (a) Optical image and (b) SEM image of highly curved UV photodetector arrays on narrow 
glass pipette. (c) Photocurrent characteristics of the AgNW electrode-embedded UV photodetectors in 
flat and bent states. (d) Photocurrent retention as a function of bending cycles with bending radius of 
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Figure 3.26. (a-d) SEM images of highly curved UV photodetector: (a) wide view, (b) the top part of 
UV photodetector arrays, (c) embedded AgNWs networks of top part device, and (d) the boundary area 

















Table 3.1. Comparison of the performance of various flexible UV photodetectors.  
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Chapter 4. Filtration Patterning of Liquid Exfoliated MoS2 for High-
Performance Large-Area Electronics 
 
4.1 Introduction 
The exploration of two-dimensional (2D) layered materials such as graphene, hexagonal boron 
nitride (h-BN), black phosphorus and transition-metal dichalcogenides (TMDCs) has led to extensive 
progress in research fields of electronics, energy storages and sensors due to their novel characteristics 
inherited from the 2D confined molecular structures.1-3 In particular, the absence of dangling bond in 
the surface of 2D materials and tunable band gap enable to have potential applications in high-
performance, multi-functional and flexible electronics.4-6 Among 2D materials, molybdenum disulfide 
(MoS2) is a promising candidate for new generation electronics, optoelectronics and sensors due to its 
environmental stability, mechanical flexibility, suitable band gap (1.0‒2.0 eV) and high carrier 
mobility.7-9 However, the practical applications of MoS2 have been hindered from the lack of mass 
production, which requires efficient, low cost and eco-friendly exfoliation methods in large quantities. 
To address these issues, several synthetic methods have been introduced, including mechanical 
cleavage,10 chemical vapor deposition (CVD)11 and liquid exfoliation.12, 13 But the mechanical cleavage 
is suffered from very limited scalability. The CVD method also needs more developments to resolve 
the issues of complicate fabrication process and requirement of harsh conditions.14  
Liquid exfoliation is an alternative synthetic method for the mass production of MoS2 by using 
ultrasonication in liquid phase for exfoliation. Thus, thin flake of MoS2 can be prepared in solution-
processable conditions, resulting in large-area films by spin coating or inkjet printing.15-17 However, the 
vigorous ultrasonication triggers lots of surface defect and reduces the size of flakes, degrading the 
performance of devices. To reduce the time for ultrasonication, chemical intercalation method based on 
commonly used tert-butylithium-mediated intercalation supports the liquid exfoliation.18-20 During 
lithium intercalation, however, insertion of Li+ ions accompanies the injection of electrons into the 
MoS2, inducing phase transition from semiconducting 2H phase to metallic 1T phase. Recently, a 
method of intercalating large cations such as tetraheptylammonium+ (THA+) by electrochemical 
reaction was introduced for preventing phase transition, whereby the number of injected electrons is 
decreased by reducing the number of intercalated ions.21-23 This technique has enabled the efficient 
exfoliation with the large size of 2H‒MoS2 flakes and possible applications in large area transistors, 
biosensors and photodetectors. Although solution-processable MoS2 can provide great opportunities for 
practical applications and commercialization, there are still challenges in the patterning process, which 
requires high baking temperature and chemical or dry etching, resulting in damages in MoS2.   
In this study, we demonstrated the large-area MoS2 array, which is prepared by using ion-intercalation 
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in liquid exfoliation and vacuum filtration with a shadow mask. The bulk MoS2 crystal was exfoliated 
in liquid phase through the intercalation of TBA+ cations, resulting in reduced ultrasonication time and 
high quality of 2H‒MoS2 flakes in isopropyl alcohol (IPA). The MoS2 flakes were easily patterned by 
vacuum filtration with the thin polyimide (PI) shadow mask without etching processes. Then, the 
patterned MoS2 array was transferred by water-assisted transfer printing method from an anodic 
aluminum oxide (AAO) template to arbitrary substrates such as silicon, polyethylene naphthalate (PEN) 
and PI film. The large-area MoS2 array exhibited an electron mobility value of 1.5 cm2 V−1 s−1 and on/off 
ratio of 105. Moreover, our method allows the combined assembly of MoS2 and single-walled carbon 
nanotube (SWNT) for the improvement of performance, resulting in mobility of 2.8 cm2 V−1 s−1. This 
simple method enables heterostructure devices for high-performance and flexible electronic 
applications, which are advantageous in scalability and avoids complicate fabrication process for multi-
functional applications. 
 
4.2 Experimental details 
Liquid exfoliation with ion-intercalation: Tetraheptylammonium bromide (THAB) (99%, Sigma‒
Aldrich) was dissolved in acetonitrile with concentration of 5 mg ml−1, which was acted as electrolyte. 
Then, small piece of MoS2 crystal (SPI Supplies) and graphite rod were placed in THAB solution as the 
working electrode and counter electrode, respectively. A voltage of −6 V was applied to MoS2 crystal 
for 1 h to insert THA+ cations into the crystal. After electrochemical reaction, the intercalated MoS2 
crystal was rinsed by ethanol. The crystal was exfoliated by ultrasonication for 30 min in the solution 
of 0.2 M polyvinylpyrrolidone (PVP; Molecular weight of 40,000, Sigma‒Aldrich) in 
dimethylformamide (DMF). To remove large cluster of non-exfoliated MoS2 and impurities, the 
exfoliated solution was centrifuged at 2,000 rpm for 5 min and precipitate were discarded. The solution 
was centrifuged at 13,000 rpm for 1 h and the solvent was replaced from DMF to IPA for 3 times in 
order to wash the excessive PVP. Finally, the MoS2 solvent was obtained after removal of residual MoS2 
flakes by centrifugation at 3,000 rpm for 3 min. 
Patterning by vacuum filtration: A piece of silicon was cleaned by ultrasonication for 30 min in 
acetone, deionized (DI) water and IPA, sequentially. The PI solution (PICOMAX, Korea) was spin 
coated on the Si substrate at 4,000 rpm for 60 s after O2 plasma treatment (15 W for 5 min). The PI film 
on Si substrate was cured at 70 ℃ for 1 h and 130 ℃ for 3 h. The patterning process of PI film was 
done by using standard photolithography (MA‒6, SUSS MicroTec, Germany) and reactive ion etching 
(RIE; Lab Star, TTL, Korea) process (20 sccm of SF6, 60 sccm of Ar; 10 mTorr; 300 W of RF power). 
The PI shadow mask was loaded on AAO template (Whatman, UK) of 0.02 μm pore size through 
floating on DI water. Then, patterning process was finished by vacuum filtration of 1 mg ml -1 MoS2 
solution onto PI shadow mask with AAO template.  
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Fabrication of MoS2 array device: The substrates, such as PEN, PI and Si, was washed by DI water 
and ethanol. The patterned MoS2 array on AAO template was attached to the polydimethylsiloxane 
(PDMS) stamp. Next, PDMS attached AAO template was immersed into DI water. Then, the patterned 
MoS2 array was successfully transferred to PDMS stamp after removal of AAO templated from the 
PDMS stamp. The MoS2 array was placed on desired substrate by wet-transfer printing technique with 
ethanol. For reducing surface defects on MoS2, the array was treated with 10 mg ml−1 
bis(trifluoromethane)sulfonimide (TFSI; 95.0%, Sigma‒Aldrich) in 1,2-dichloroethane at 80 ℃ for 1h. 
Finally, Cr/Au (3/100 nm) electrode contacts were formed via e-beam lithography (nB3, Nanobeam 
LTD, UK) and thermal evaporation. In case of composite device with SWNT, the composite array was 
fabricated by adding 0.1 mg ml−1 SWNT in toluene (nanoWearable, Korea) during vacuum filtration 
process of MoS2 solution. 
Characterization: The thickness of the single flake and stacked flakes of MoS2 were measured by 
using atomic force microscopy (AFM; DI‒3100, Vecco, US). The morphologies of MoS2 array was 
analyzed through field emission scanning electron microscopy (FE-SEM; S‒4800, Hitachi, Japan) 
images. The electrical properties of MoS2 array were investigated by a semiconductor characterization 
system (4200‒SCS, Keithley, US) and a vacuum probe station (M6VC, MS Tech, Korea). A 
monochromator (CornerstoneTM 130 1/8 m Monochromators, Newport, USA) and a Xe arc lamp (300 
W) was employed to analyze the optoelectrical properties with various wavelengths of light. The 
intensity of light at various wavelengths was confirmed by using a calibrated optical power meter (1916-
R, Newport, US), incorporating a Si photodetector (818-UV, Newport, US) and a Ge photodetector 
(818-IR, Newport, US). 
 
4.3 Results and discussion 
The ion-intercalation into MoS2 crystal by electrochemical reaction is illustrated in Figure 4.1a, 
where bulk MoS2 crystal, graphite rod, THAB in acetonitrile were used as working electrode, counter 
electrode and electrolyte, respectively. Here, the large size of THA+ cations (about 0.85 nm) was 
inserted into MoS2 crystal, driven by negative electrochemical potential on MoS2.21 Because the size of 
THA+ cation is greater than the interlayer spacing of MoS2 layers (about 0.615 nm),24 the volume of 
MoS2 crystal was dramatically expanded by ion-intercalation (Figure 4.1b). The intercalated MoS2 
crystal was immediately exfoliated in 0.2 M PVP/DMF solution by ultrasonication for 30 min, where 
PVP was used for stable dispersion of exfoliated MoS2 flakes. After exfoliation of MoS2, the DMF 
solvent was replaced to IPA solvent and excessive PVP was removed by typical centrifuge and re-
dispersion processes (Figure 4.2). As a result, the exfoliated MoS2 flakes were collected in IPA solution 
with concentration of 1 mg ml−1 (Figure 4.1c). The morphology of exfoliated MoS2 flakes was 
elucidated by AFM and SEM images (Figure 4.1d and Figure 4.3), which indicate narrow thickness 
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distribution and lateral dimensions of 0.5‒2.0 μm. Figure 4.4 shows that the thicknesses of MoS2 flakes 
are about 2.0‒3.3 nm. 
The patterning and transfer printing processes of exfoliated MoS2 flakes is illustrated in Figure 4.5a, 
including vacuum filtration with PI shadow mask and transfer printing via PDMS stamp. At first, the 
PI shadow mask was fabricated by spin-coating of PI solution on Si wafer with curing at 130 ℃ for 3 
h and patterned by standard photolithography and RIE processes. The PI shadow mask was successfully 
separated from Si wafer without any external damage through water-assisted detaching method.25 Then, 
the PI shadow mask was loaded onto the AAO template by scooping floated PI shadow mask on DI 
water with AAO template. Next, the PI shadow mask was conformally attached to AAO template by 
the vacuum pressure. During the vacuum filtration, DI water was firstly filled up to the funnel and then 
few drops of MoS2 solution were added to DI water. After vacuum filtration, the PI shadow mask was 
removed by drying in the oven. As a result, the patterned MoS2 array was remained on the AAO template 
as shown in Figure 4.5b. For the transfer of MoS2 array from AAO template onto PDMS stamp, PDMS 
was attached onto the MoS2/AAO template and immersed into DI water. In this process, the water can 
penetrate between hydrophilic AAO template and hydrophobic MoS2 array with PDMS stamp, resulting 
in easy separation of MoS2 array from AAO template.26, 27 Successful transfer of MoS2 array from AAO 
template to PDMS was confirmed by Figure 4.5c. Finally, MoS2 array on PDMS stamp was easily 
transferred onto Si/SiO2 wafer via wet-transfer printing, which is supported by liquid bridge of ethanol 
solution (Figure 4.5d).28-30 The morphology of transferred MoS2 array on Si wafer was analyzed by 
SEM and AFM images, as shown in Figure 4.6 and Figure 4.7. It is noted that the MoS2 array was well 
transferred from AAO template onto Si wafer without introducing external damage. Moreover, the 
morphology and thickness of MoS2 array could be tuned by the control of amount of MoS2 solution 
during the vacuum filtration process (Figure 4.8). In addition, this method enables patterning of MoS2 
array with various sizes because the size of pattern is dependent on the PI shadow mask. Figure 4.9 
shows the patterned MoS2 array on Si wafer with different widths (150 μm, 50 μm, 10 μm). Because 
our method doesn’t require extreme conditions such as high temperature or pressure, the MoS2 array 
can be easily patterned on polymeric substrates, e.g., PEN, PI film. (Figure 4.10). As a result, our 
method enables simple and cost-effective patterning of MoS2 on arbitrary substrates, thus demonstrating 
potential applications in the fabrication of large-area thin film transistors (TFTs), flexible electronics 
and transparent photodetectors.  
To explore the potential of patterned MoS2 array for electronic and optoelectronic applications, we 
fabricated a back-gate MoS2 transistor on SiO2 (100 nm)/heavily p-doped Si (Figure 4.11a). The transfer 
(Figure 4.11b) and output characteristics (Figure 4.11c) of fabricated MoS2 array transistors indicate 
that our transistor shows properties of a typical n-type transistor. The mobility μ of the MoS2 array 









),           (1) 
where L, W, and Ci denote channel length, channel width, and specific capacitance between the channel 
and the back-gate silicon per unit area.31 The specific capacitance can be obtained using the parallel-
plate capacitor equation, 𝐶i = 𝜀0𝜀r/𝑑, where 𝜀0, 𝜀r, and d are the vacuum dielectric constant (8.85 × 
10−12 F/m), dielectric constant of silicon oxide (3.9), and silicon oxide thickness (100 nm), respectively. 
On the basis of transfer characteristic shown in Figure 4.11c, the mobility and on/off ratio of our 
transistor is determined to be around 1.5 cm2 V−1 s−1 and 105, respectively. The mobility and on/off ratio 
of MoS2 array transistors according to the channel lengths, widths and amount of MoS2 solution were 
analyzed in Figure 4.12. Our device exhibited the mobility of around 1.2‒1.6 cm2 V−1 s−1 and on/off 
ratio of around 104‒105. The mobility values obtained in MoS2 array transistor are lower than that 
obtained in a single MoS2 flake transistor (about 10 cm2 V−1 s−1), which is derived from Figure 4.13. It 
is mainly attributed to the contact resistances and trap sites in grain boundaries of stacked MoS2 flakes.32 
Furthermore, MoS2 array transistor exhibits photo-response properties due to photoconductive effect of 
MoS2. As shown in Figure 4.11d, the spectral responsivity of the device ranges from ultraviolet (UV) 
to visible wavelengths with a maximum responsivity of 24 A W−1, which corresponds to the typical 
band gap of MoS2. These excellent responsivities of device are induced by large size MoS2 flakes and 
low dangling bonds which are caused by efficient liquid exfoliation with ion-intercalation.23 
One of novel features in our patterning method is the easy processability for the combined assembly 
of various nanomaterials through filtration of each solutions and transfer printing technique. Here, we 
fabricated the composite array of MoS2 and SWNT by adding 20 μl of 0.1 mg ml−1 SWNT solution 
during filtration of MoS2 solution (Figure 4.14a). The electrical properties of fabricated composite array 
were analyzed by transfer characteristics in Figure 4.14b. The current variation as applied gate voltages 
is much higher in the composite array than that in MoS2 array, inducing improved electron mobility of 
2.8 cm2 V−1 s−1, whereby the on/off ratio is slightly degraded. The enhanced mobility in composite array 
transistor is attributed to the high conductivity of SWNT, where the SWNT acts as the conductive pass, 
achieving efficient electron transportation in channel layer.33 This capability of patterning composites 
with various nanomaterials induces further improvement in performances and multi-functionality in 
large-area electronics. A comprehensive comparison is provided in Table 4.1. Our device showed 
comparable results to those of other large-area MoS2 electronics and optoelectronics. Especially, our 
method can provide high quality patterning of MoS2 with easy processability and broad choice of 
nanomaterials, demonstrating the great potential for large-area MoS2 arrays for future multi-functional 





In summary, a large-area MoS2 array was successfully demonstrated via a simple and cost-effective 
patterning method with liquid exfoliation and vacuum filtration with a PI shadow mask. Because of 
effective exfoliation of large size MoS2 by ion-intercalation with TBA+ cations, the MoS2 array 
transistor possesses electron mobility of 1.5 cm2 V−1 s−1, on/off ratio of 105 and high photoresponsivity 
of 24 A W−1. In addition, the MoS2 array can be fabricated on flexible substrates such as PEN and PI 
films by the water-assisted transfer printing method after filtration process. Furthermore, the electron 
mobility of MoS2 array transistor could be enhanced up to 2.8 cm2 V−1 s−1 through the composite 
formation with highly conductive SWNT during filtration process. These simple processability and 
diverse material capability of our method for large-area MoS2 devices can offer potential applications 
in the development of high-performance, flexible and multi-functional electronics.  
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Figure 4.1. Liquid exfoliation of MoS2 with ion-intercalation. (a) Schematic illustrations for mechanism 
of ion-intercalation by electrochemical reaction. (b) Photographs of natural MoS2 crystal (left) and 
intercalated MoS2 crystal (right). (c) Photograph of dispersion of MoS2 flakes in IPA solution after 





































Figure 4.3. SEM images of exfoliated MoS2 flakes on Si/SiO2 wafer which is fabricated by spin coating 
































































































Figure 4.5. Patterning and transfer printing processes of MoS2 array (a) Schematic illustration of 
vacuum filtration with PI shadow mask for patterning of MoS2 array. Sequential images of transfer 
printing process of patterned MoS2 array from (b) AAO template to (c) PDMS stamp and from PDMS 








Figure 4.6. (a) SEM images of transferred MoS2 array on Si/SiO2 after vacuum filtration. (b) Enlarged 
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Figure 4.7. (a) AFM images of transferred MoS2 array on Si/SiO2 after vacuum filtration. (b) Enlarged 





Figure 4.8. Optical microscope images of MoS2 array on Si/SiO2 as the amount of used MoS2 solution. 
(a) Using 10 μl of MoS2 solution. (b) Using 20 μl of MoS2 solution. (c) Using 30 μl of MoS2 solution. 
(d) Using 40 μl of MoS2 solution.  
50 nm












Figure 4.9. Optical microscope images of MoS2 array on Si/SiO2 with different widths. (a) Width of 
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Figure 4.11. Electrical and optoelectrical properties of MoS2 array transistor. (a) Schematics of MoS2 
array transistor. (b) Transfer characteristics of MoS2 array transistor with VDS = 1 V. (c) Output 




Figure 4.12. (a) The mobility values of MoS2 array transistors as channel lengths, widths and amount 
of MoS2 solutions. (b) The on/off ratio of MoS2 array transistors as channel lengths, widths and amount 
of MoS2 solutions. 
MoS2
Au/Cr



































 = +40 V     
 V
G
 = +30 V
 V
G
 = +20 V      
 V
G
 = +10 V
 V
G








































































 = 150 m (30 l)
 L
W
 = 50 m (10 l)
 L
W
 = 50 m (7.5 l)
 L
W
 = 50 m (5 l)
 L
W






















 = 150 m (30 l)
 L
W
 = 50 m (10 l)
 L
W
 = 50 m (7.5 l)
 L
W
 = 50 m (5 l)
 L
W





















Figure 4.13. (a) Optical microscope image and (b) transfer characteristics of single MoS2 flake 











Figure 4.14. (a) Optical microscope image and (b) transfer characteristics of composite of MoS2 and 
SWNT transistor at VDS = +1 V.  








































































































Liquid exfoliation 1.2 – 2.8 104 – 106 20 – 30 This work 
Liquid exfoliation 7 – 11 106 – 22 
CVD growth 6 – 11 106 – 34 
Solution process 14 102 – 35 
Solution process 0.01 102 10-6 36 
Liquid exfoliation – – 4 37 
PLD growth – – 10-2 38 







Chapter 5. Summary and Future Perspective 
 
In this thesis, we demonstrated multi-functional devices based on the heterostructure of 
nanomaterials by using transfer printing technique for future electronics. Especially, diverse 
nanomaterials such as compound semiconductor, 2D materials and nanowires are employed in 
heterostructure for adoption of novel features of each material. For efficient assembly of nanomaterials, 
we conjugated the transfer printing technique, resulting in successful fabrication of multi-functional 
heterostructures without restriction of material choice. Based on these concepts, the heterojunction 
diode which can act as diode, transistor, memory device and photodetector was developed by assembly 
of compound semiconductor and 2D material. Moreover, flexible photodetector was embodied by 
patterning of AgNWs with vacuum filtration and transfer printing. For practical applications of 2D 
materials, we also introduced large-area MoS2 devices on arbitrary substrate through efficient liquid 
exfoliation and water-assisted transfer printing technique. These demonstrations of multi-functional 
devices and fabrication methods have facilitated further development and understanding for potential 
applications of heterostructure.  
In chapter 1, we briefly introduced the research background and promising perspective of electronics. 
In addition, we explained various types of heterostructure, including diodes, transistors, memory 
devices and photodetectors, for multi-functionalities with figures of merit in performance. Furthermore, 
the concept of transfer printing with several strategies for efficient transfer was discussed for the 
realization of heterostructures.  
In chapter 2, a new type of heterojunction diode based on BP and n-InGaAs nanomembrane 
semiconductors was demonstrated for multi-functional applications. Here, the heterojunction was 
fabricated by epitaxial layer transfer printing of n-InGaAs nanomembrane on the mechanically 
exfoliated BP layer. The fabricated device exhibited programmable, gate-tunable, and photoresponsive 
properties, which has multi-functionalities in one device. In detail, the heterojunction diodes possessed 
gate-controlled rectification with the maximum rectification ratio of 4600, mobility value of 84.6 
cm2 V−1 s−1, on/off ratio exceeding 105 and photoresponsivity value of 0.704 A W−1 in a spectral range 
spanning the UV to NIR. Moreover, charge trapping in the native phosphorus oxide enables to the 
operation as programmable diode where the rectifying ratio could be tuned and memorized from 0.06 
to 400, simultaneously. Furthermore, the heterojunction diode generated various electrical signals in 
response to specific stimuli such as applied gate voltage and illuminated light. The proposed 
heterostructure provides an efficient platform for the development of multi-functional future electronics 
such as advanced logic circuits, controllable electric transformers and neuromorphic applications. 
In chapter 3, we demonstrated flexible and semi-transparent UV photodetector based on novel 
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patterning method for AgNWs and transfer printing. For cost-effective patterning, vacuum filtration 
with PI shadow mask was employed because of no wastage of AgNW solution, compared spin or spray 
coating processes. This patterning technique enables patterned AgNWs to be loaded on desired 
substrates, such as Si wafer, PET, and glass, without critical damages on AgNWs. By using this method, 
UV photodetector based on ZnO film with embedded AgNWs pattern was fabricated, resulting in highly 
enhanced photocurrent (up to 800%) compared to the AgNWs film electrodes due to increased contact 
area. In addition, our UV photodetector showed excellent flexibility (well operating in bending radius 
of approximately 770 µm) and durability (minimal change in photocurrent over 500 bending cycles). 
We anticipate the demonstrated patterning method for AgNWs can be used to develop flexible and 
transparent optoelectronic devices. 
In chapter 4, we introduced the large-area devices based on MoS2 for high-performance 
optoelectronics. The MoS2 array could be produced by liquid exfoliation with the intercalation of TBA+ 
cations and vacuum filtration. Finally, MoS2 array was transferred to arbitrary substrates such as Si 
wafer, PEN and PI film through water-assisted transfer printing technique. The fabricated MoS2 array 
transistor possessed electron mobility value of 1.5 cm2 V−1 s−1, on/off ratio of 105 and photoresponsivity 
of 24 A W−1 owing to the efficient exfoliation with reduced time for ultrasonication. Moreover, the 
solution-processable MoS2 enables the assembly with high conductive SWNT, resulting in improved 
mobility up to 2.8 cm2 V−1 s−1. The proposed method and large-area MoS2 devices show probability of 
MoS2 for potential applications in high-performance, flexible and multi-functional electronics. 
Overall, this thesis covers various heterostructures comprising nanomaterials for multi-functional 
applications. These novel design and fabrication method allow to utilize the unique properties of each 
materials for reserving functionalities and enhancing performance. To following trends with the 
development of technology, the electronic devices must secure high-performance as well as multi-
functionalities for human convenience. Furthermore, the next-generation electronic devices will require 
human compatibility, derived from the progress of IoT, which is hard to be achieved by conventional 
semiconductor materials. In terms of these points, the suggested heterostructures and fabrication 
methods in this thesis can contribute to develop novel design of multi-functional electronics with 
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